參數(shù)資料
型號: ADSP-TS201SABPZ050
廠商: Analog Devices Inc
文件頁數(shù): 10/48頁
文件大?。?/td> 0K
描述: IC PROCESSOR 500MHZ 576BGA
標準包裝: 1
系列: TigerSHARC®
類型: 定點/浮點
接口: 主機接口,連接端口,多處理器
時鐘速率: 500MHz
非易失內(nèi)存: 外部
芯片上RAM: 3MB
電壓 - 輸入/輸出: 2.50V
電壓 - 核心: 1.05V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 576-BBGA 裸露焊盤
供應商設備封裝: 576-BGA-ED(25x25)
包裝: 托盤
配用: ADZS-TS201S-EZLITE-ND - KIT LITE EVAL FOR ADSP-TS201S
Rev. C
|
Page 18 of 48
|
December 2006
ADSP-TS201S
Table 11. Pin Definitions—Link Ports
Signal
Type
Term
Description
LxDATO3–0P
O
nc
Link Ports 3–0 Data 3–0 Transmit LVDS P
LxDATO3–0N
O
nc
Link Ports 3–0 Data 3–0 Transmit LVDS N
LxCLKOUTP
O
nc
Link Ports 3–0 Transmit Clock LVDS P
LxCLKOUTN
O
nc
Link Ports 3–0 Transmit Clock LVDS N
LxACKI
I (pd)
nc
Link Ports 3–0 Receive Acknowledge. Using this signal, the receiver indicates to the
transmitter that it may continue the transmission.
LxBCMPO
O (pu)
nc
Link Ports 3–0 Block Completion. When the transmission is executed using DMA, this
signal indicates to the receiver that the transmitted block is completed. The pull-up
resistor is present on L0BCMPO only. At reset, the L1BCMPO, L2BCMPO, and L3BCMPO
pins are strap pins. For more information, see Table 16 on Page 20.
LxDATI3–0P
I
VDD_IO
Link Ports 3–0 Data 3–0 Receive LVDS P
LxDATI3–0N
I
VDD_IO
Link Ports 3–0 Data 3–0 Receive LVDS N
LxCLKINP
I/A
VDD_IO
Link Ports 3–0 Receive Clock LVDS P
LxCLKINN
I/A
VDD_IO
Link Ports 3–0 Receive Clock LVDS N
LxACKO
O
nc
Link Ports 3–0 Transmit Acknowledge. Using this signal, the receiver indicates to the
transmitter that it may continue the transmission.
LxBCMPI
I (pd_l)
VSS
Link Ports 3–0 Block Completion. When the reception is executed using DMA, this
signal indicates to the receiver that the transmitted block is completed.
I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down
5k
Ω; pu = internal pull-up 5 kΩ; pd_0 = internal pull-down 5 kΩ on DSP ID = 0; pu_0 = internal pull-up 5 kΩ on DSP ID = 0; pu_od_0 = internal
pull-up 500
Ω on DSP ID = 0; pd_m = internal pull-down 5 kΩ on DSP bus master; pu_m = internal pull-up 5 kΩ on DSP bus master; pu_ad
= internal pull-up 40 k
Ω; pd_l = internal pull-down 50 kΩ. For more pull-down and pull-up information, see Electrical Characteristics on
Term (termination of unused pins) column symbols: epd = external pull-down approximately 5 k
Ω to VSS; epu = external pull-up approx-
imately 5 k
Ω to VDD_IO, nc = not connected; na = not applicable (always used); VDD_IO = connect directly to VDD_IO; VSS = connect directly to VSS
Table 12. Pin Definitions—Impedance Control, Drive Strength Control, and Regulator Enable
Signal
Type
Term
Description
CONTROLIMP0
CONTROLIMP1
I (pd)
I (pu)
na
Impedance Control. As shown in Table 13, the CONTROLIMP1–0 pins select between
normal driver mode and A/D driver mode. When using normal mode (recommended),
the output drive strength is set relative to maximum drive strength according to
Table 14. When using A/D mode, the resistance control operates in the analog mode,
where drive strength is continuously controlled to match a specific line impedance as
shown in Table 14.
DS2, 0
DS1
I (pu)
I (pd)
na
Digital Drive Strength Selection. Selected as shown in Table 14. For drive strength calcu-
lation, see Output Drive Currents on Page 36. The drive strength for some pins is preset,
not controlled by the DS2–0 pins. The pins that are always at drive strength 7 (100%)
include: CPA, DPA, TDO, EMU, and RST_OUT. The drive strength for the ACK pin is always
x2 drive strength 7 (100%).
ENEDREG
I (pu)
VSS
Connect the ENEDREG pin to VSS. Connect the VDD_DRAM pins to a properly decoupled
DRAM power supply.
I = input; A = asynchronous; O = output; OD = open-drain output; T = three-state; P = power supply; G = ground; pd = internal pull-down
5k
Ω; pu = internal pull-up 5 kΩ; pd_0 = internal pull-down 5 kΩ on DSP ID = 0; pu_0 = internal pull-up 5 kΩ on DSP ID = 0; pu_od_0 = internal
pull-up 500
Ω on DSP ID = 0; pd_m = internal pull-down 5 kΩ on DSP bus master; pu_m = internal pull-up 5 kΩ on DSP bus master; pu_ad
= internal pull-up 40 k
Ω. For more pull-down and pull-up information, see Electrical Characteristics on Page 22.
Term (termination of unused pins) column symbols: epd = external pull-down approximately 5 k
Ω to VSS; epu = external pull-up approx-
imately 5 k
Ω to VDD_IO, nc = not connected; na = not applicable (always used); VDD_IO = connect directly to VDD_IO; VSS = connect directly to VSS
相關PDF資料
PDF描述
TAJY475M050RNJ CAP TANT 4.7UF 50V 20% 2917
VE-B33-CY-S CONVERTER MOD DC/DC 24V 50W
ESC05DRTF CONN EDGECARD 10POS DIP .100 SLD
ADSP-TS101SAB2-000 IC DSP CONTROLLER 6MBIT 484 BGA
DS1631U+T&R IC THERMOMETER DIG HI-PREC 8MSOP
相關代理商/技術參數(shù)
參數(shù)描述
ADSP-TS201SABPZ060 功能描述:IC PROCESSOR 600MHZ 576BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TigerSHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-TS201SBBPZ050 功能描述:IC PROCESSOR 500MHZ 575BGA 制造商:analog devices inc. 系列:TigerSHARC? 包裝:托盤 零件狀態(tài):上次購買時間 類型:定點/浮點 接口:主機接口,連接端口,多處理器 時鐘速率:500MHz 非易失性存儲器:外部 片載 RAM:3MB 電壓 - I/O:2.50V 電壓 - 內(nèi)核:1.05V 工作溫度:-40°C ~ 85°C(TC) 安裝類型:表面貼裝 封裝/外殼:576-BBGA 裸露焊盤 供應商器件封裝:576-BGA-ED(25x25) 標準包裝:1
ADSP-TS201SWBP-050 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 500MHz 500MIPS 576-Pin BGA
ADSP-TS201SYBP-050 功能描述:IC PROCESSOR 500MHZ 576-SBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TigerSHARC® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-TS201SYBPZ050 功能描述:IC PROCESSOR 500MHZ 576-SBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TigerSHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應商設備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA