參數(shù)資料
型號(hào): ADUC824BSZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 19/68頁(yè)
文件大?。?/td> 0K
描述: IC MCU 8K FLASH ADC/DAC 52MQFP
標(biāo)準(zhǔn)包裝: 1
系列: MicroConverter® ADuC8xx
核心處理器: 8052
芯體尺寸: 8-位
速度: 12.58MHz
連通性: EBI/EMI,I²C,SPI,UART/USART
外圍設(shè)備: POR,PSM,溫度傳感器,WDT
輸入/輸出數(shù): 34
程序存儲(chǔ)器容量: 8KB(8K x 8)
程序存儲(chǔ)器類型: 閃存
EEPROM 大?。?/td> 640 x 8
RAM 容量: 256 x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 5.25 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 3x16b,4x24b; D/A 1x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 52-QFP
包裝: 托盤
REV. B
ADuC824
–26–
ADCMODE (ADC Mode Register)
Used to control the operational mode of both ADCs.
SFR Address
D1H
Power-On Default Value
00H
Bit Addressable
No
——
N
E
0
C
D
AN
E
1
C
D
A—
2
D
M1
D
M0
D
M
Table IV. ADCMODE SFR Bit Designations
Bit
Name
Description
7
Reserved for Future Use
6
Reserved for Future Use
5
ADC0EN
Primary ADC Enable
Set by the user to enable the Primary ADC and place it in the mode selected in MD2–MD0 below
Cleared by the user to place the Primary ADC in power-down mode.
4
ADC1EN
Auxiliary ADC Enable
Set by the user to enable the Auxiliary ADC and place it in the mode selected in MD2–MD0 below
Cleared by the user to place the Auxiliary ADC in power-down mode.
3
Reserved for Future Use
2
MD2
Primary and Auxiliary ADC Mode bits.
1
MD1
These bits select the operational mode of the enabled ADC as follows:
0
MD0
MD2
MD1
MD0
0
Power-Down Mode (Power-On Default)
0
1
Idle Mode
In Idle Mode the ADC filter and modulator are held in a reset state
although the modulator clocks are still provided.
0
1
0
Single Conversion Mode
In Single Conversion Mode, a single conversion is performed on the
enabled ADC. On completion of the conversion, the ADC data regis-
ters (ADC0H/M/L and/or ADC1H/L) are updated, the relevant flags
in the ADCSTAT SFR are written, and power-down is re-entered with
the MD2–MD0 accordingly being written to 000.
0
1
Continuous Conversion
In continuous conversion mode the ADC data registers are regularly
updated at the selected update rate (see SF register)
1
0
Internal Zero-Scale Calibration
Internal short is automatically connected to the enabled ADC(s)
1
0
1
Internal Full-Scale Calibration
Internal or External VREF (as determined by XREF0 and XREF1 bits
in ADC0/1CON) is automatically connected to the ADC input for
this calibration.
1
0
System Zero-Scale Calibration
User should connect system zero-scale input to the ADC input pins
as selected by CH1/CH0 and ACH1/ACH0 bits in the ADC0/1CON
register.
1
System Full-Scale Calibration
User should connect system full-scale input to the ADC input pins as
selected by CH1/CH0 and ACH1/ACH0 bits in the ADC0/1CON
register.
NOTES
1. Any change to the MD bits will immediately reset both ADCs. A write to the MD2–0 bits with no change is also treated as a reset. (See exception to this in Note 3 below.)
2. If ADC0CON is written when AD0EN = 1, or if AD0EN is changed from 0 to 1, then both ADCs are also immediately reset. In other words, the Primary ADC is
given priority over the Auxiliary ADC and any change requested on the primary ADC is immediately responded to.
3. On the other hand, if ADC1CON is written or if ADC1EN is changed from 0 to 1, only the Auxiliary ADC is reset. For example, if the Primary ADC is continuously
converting when the Auxiliary ADC change or enable occurs, the primary ADC continues undisturbed. Rather than allow the Auxiliary ADC to operate with a phase
difference from the primary ADC, the Auxiliary ADC will fall into step with the outputs of the primary ADC. The result is that the first conversion time for the
Auxiliary ADC will be delayed up to three outputs while the Auxiliary ADC update rate is synchronized to the Primary ADC.
4. Once ADCMODE has been written with a calibration mode, the RDY0/1 bits (ADCSTAT) are immediately reset and the calibration commences. On completion,
the appropriate calibration registers are written, the relevant bits in ADCSTAT are written, and the MD2–0 bits are reset to 000 to indicate the ADC is back in
power-down mode.
5. Any calibration request of the Auxiliary ADC while the temperature sensor is selected will fail to complete. Although the RDY1 bit will be set at the end of the
calibration cycle, no update of the calibration SFRs will take place and the ERR1 bit will be set.
6. Calibrations are performed at maximum SF (see SF SFR) value guaranteeing optimum calibration operation.
相關(guān)PDF資料
PDF描述
31-321 BNC CONN CRIMP RG-59
AT91SAM9XE128-QU MCU ARM9 128K FLASH 208-PQFP
83-878 UHF RECEPTACLE REAR MOUNT PANEL
ADUC842BSZ62-3 IC ADC/DAC 12BIT W/MCU 52MQFP
AR215A222J4R CAP CER 2200PF 50V 5% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC824BSZ-DEN 功能描述:8052 MicroConverter? ADuC8xx Microcontroller IC 8-Bit 12.58MHz 8KB (8K x 8) FLASH 制造商:analog devices inc. 系列:MicroConverter? ADuC8xx 包裝:- 零件狀態(tài):上次購(gòu)買時(shí)間 核心處理器:8052 核心尺寸:8-位 速度:12.58MHz 連接性:EBI/EMI,I2C,SPI,UART/USART 外設(shè):POR,PSM,溫度傳感器,WDT I/O 數(shù):34 程序存儲(chǔ)容量:8KB(8K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 容量:640 x 8 RAM 容量:256 x 8 電壓 - 電源(Vcc/Vdd):2.7 V ~ 5.25 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 3x16b,4x24b;D/A 1x12b 振蕩器類型:內(nèi)部 工作溫度:-40°C ~ 85°C(TA) 封裝/外殼:- 供應(yīng)商器件封裝:- 標(biāo)準(zhǔn)包裝:1
ADUC824BSZ-REEL 功能描述:IC MCU 8K FLASH ADC/DAC 52MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC831 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU
ADUC831BCP 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADUC831BCP-REEL 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 56-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:12-BIT ADC WITH EMBEDDED 8-BIT MCU I.C. - Tape and Reel