- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294846 > ADV7152 (Analog Devices, Inc.) CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC(三通道,10位視頻RAM-D/A轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7152 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC(三通道,10位視頻RAM-D/A轉(zhuǎn)換器) |
| 中文描述： | 220兆赫的CMOS真彩色圖形三路10位顯存，數(shù)模轉(zhuǎn)換器（三通道，10位視頻RAM的的D / A轉(zhuǎn)換器） |
| 文件頁數(shù)： | 22/32頁 |
| 文件大?。?/td> | 322K |
| 代理商： | ADV7152 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ADV7152
–29–
REV. B
Example 2
Color Mode
24-Bit Gamma Corrected True Color (30 Bits)
Multiplexing
2:1
Databus
10-Bit
RAM-DAC Resolution
10-Bit
SYNC
Ignored
Pedestal
0 IRE
Calibration
Every Vertical Sync
Register Initialization
C1
C0
R/
W
Comment
Write
0FH to Mode Register (MR1)
1
0
Resets to Normal Operation, 10-Bit Bus/RAM-DAC
Write
0EH to Mode Register (MR1)
1
0
*(Initializes Pipelining
Write
0FH to Mode Register (MR1)
1
0
*(
“
Write
2FH to Mode Register (MR1)
1
0
*(Calibrates LOADOUT/LOADIN Timing
Write
0FH to Mode Register (MR1)
1
0
*(
“
Write
04H to Address Register (A7–A0)
0
Address Reg Points to Pixel Mask Register
Write
FFH to Pixel Mask Register
1
0
Sets the Pixel Mask to All “1s”
Write
05H to Address Register (A7–A0)
0
Address Reg Points to Command Register 1 (CR1)
Write
01H to Command Reg 1 (CR1)
0
Calibrates Every Vertical Sync
Write
06H to Address Register (A7–A0)
0
Address Reg Points to Command Register 2 (CR2)
Write
E0H to Command Reg 2 (CR2)
1
0
Sets 24-Bit Color, 0 IRE, No
SYNC
Write
07H to Address Register (A7–A0)
0
Address Reg Points to Command Register 3 (CR3)
Write
41H to Command Reg 3 (CR3)
1
0
Sets 2:1 Multiplexing, PRGCKOUT =
CLOCK/8
Color Palette RAM Initialization
C1
C0
R/
W
Comment
Write
00H to Address Register (A7–A0)
0
Points to Color Palette RAM
Write
000H (Red Data) to RAM Location (00H)
0
1
0
(Initializes Palette RAM
Write
000H (Green Data) to RAM Location (00H)
0
1
0
(
to a “Gamma” Ramp**
Write
000H (Blue Data) to RAM Location (00H)
0
1
0
(
Write
xxxH (Red Data) to RAM Location (01H)
0
1
0
(
Write
xxxH (Green Data) to RAM Location (01H)
0
1
0
(
Write
xxxH (Blue Data) to RAM Location (01H)
0
1
0
(
(
(
Write
3FFH (Red Data) to RAM Location (FFH)
0
1
0
(
Write
3FFH (Green Data) to RAM Location (FFH)
0
1
0
(
Write
3FFH (Blue Data) to RAM Location (FFH)
0
1
0
(RAM Initialization Complete
**These four command lines reset the ADV7152 The pipelines for each of the Red, Green and Blue pixel inputs are synchronously reset to the Multiplexer’s “A” in-
put. Mode Register bit MR10 is written by a “1” followed by “0” followed by “1.” LOADIN/LOADOUT timing is internally synchronized by writing a “0” followed
by a “1” followed by a “0” to Mode Register MR15.
**Data for a gamma curve characteristic is obtainable in Appendix 3.
REGISTER DIAGNOSTIC TESTING
The previous examples show the register initialization sequence
for the ADV7152. These show control data going to the regis-
ters and palette RAM. As well as this writing function, it may
also be necessary, due to system diagnostic requirements, to
confirm that correct data has been transferred to each register
and palette RAM location. There are two ways to incorporate
register value/RAM value checking:
1. READ after each WRITE: After data is written to a particular
register, it can be read back immediately. The following table
shows an example with Command Registers CR2 and CR3.
C1 C0
R/
W
D0–D7
Comment
0
06H
Select Command Register 2 (CR2)
1
0
E0H
Sets 24-Bit True-Color
1
0
1
E0H
Command Reg 2 Value Read-Back
0
07H
Select Command Register 3 (CR3)
1
0
40H
Set 2:1 Mux Mode
1
0
1
40H
Command Reg 3 Value Read-Back
2. READ after all WRITEs completed: All registers and the
color palette RAM are written to and set. Once this is
complete, all registers are again accessed but this time in
Read-Only mode. The table below shows this method for
Command Registers CR2 and CR3.
C1
C0
R/
W
D0–D7
Comment
0
06H
Select Command Register 2 (CR2)
1
0
E0H
Sets 24-Bit True-Color
0
07H
Select Command Register 3 (CR3)
1
0
40H
Set 2:1 Mux Mode
0
06H
Select CR2
1
0
1
E0H
CR2 Value Read-Back
0
07H
Select CR3
1
0
1
40H
CR3 Value Read-Back
1
0
1
40H
CR3 Value Read-Back
It is clear that this latter case requires more command lines
than the previous READ after each WRITE case.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AE101SD1CQ | TOGGLE SWITCH, SPDT, LATCHED, 2A, 30VDC, THROUGH HOLE-STRAIGHT |
| AE105E11A35SD | 13 CONTACT(S), ALUMINUM ALLOY, FEMALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
| AE105E11A35S | 13 CONTACT(S), ALUMINUM ALLOY, FEMALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
| AE105E11A4PA | 4 CONTACT(S), ALUMINUM ALLOY, MALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
| AE105E11A4PB | 4 CONTACT(S), ALUMINUM ALLOY, MALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| adv7152es | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| ADV7152KS110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| ADV7152KS135 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| ADV7152KS170 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
| ADV7152KS85 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video DAC with Color Palette (RAMDAC) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。