參數(shù)資料
型號： ADV7180BSTZ-REEL
廠商： Analog Devices Inc
文件頁數(shù)： 58/116頁
文件大?。?/td> 0K
描述： IC VIDEO DECODER SDTV 64-LQFP
產(chǎn)品變化通告： ADV7180 Metal Mask Edit 22/Oct/2009
設計資源： Low Cost Differential Video Receiver Using ADA4851 Amplifier and ADV7180 Video Decoder (CN0060)
Low Cost Video Multiplexer for Video Switching Using ADA4853-2 Op Amp with Disable Function (CN0076)
標準包裝： 1
類型： 視頻解碼器
應用： 數(shù)碼相機，手機，便攜式視頻
安裝類型： 表面貼裝
封裝/外殼： 64-LQFP
供應商設備封裝： 64-LQFP（10x10）
包裝： 標準包裝
其它名稱： ADV7180BSTZ-REELDKR
ADV7180
Data Sheet
Rev. I | Page 46 of 116
BL_C_VBI, Blank Chroma During VBI, Address 0x04[2]
Setting BL_C_VBI high blanks the Cr and Cb values of all VBI
lines. This is done so any data that may arrive during VBI is not
decoded as color and is output through Cr and Cb. As a result,
it is possible to send VBI lines into the decoder and then output
them through an encoder again, undistorted. Without this
blanking, any color that is incorrectly decoded is encoded by
the video encoder, thus distorting the VBI lines.
Setting BL_C_VBI to 0 decodes and outputs color during VBI.
Setting BL_C_VBI to 1 (default) blanks Cr and Cb values
during VBI.
Range, Range Selection, Address 0x04[0]
AV codes (as per ITU-R BT.656, formerly known as CCIR-656)
consist of a fixed header made up of 0xFF and 0x00 values.
These two values are reserved and, therefore, are not to be used
for active video. Additionally, the ITU specifies that the nominal
range for video should be restricted to values between 16 and
235 for luma and 16 and 240 for chroma.
The range bit allows the user to limit the range of values output
by the ADV7180 to the recommended value range. The ADV7180
does not scale the data to fit within the smaller range. Any value
outside of the range is ignored. In any case, it ensures that the
reserved values of 255d (0xFF) and 00d (0x00) are not presented
on the output pins unless they are part of an AV code header.
Table 61. RANGE Function
Range
Description
0
16 ≤ Y ≤ 235, 16 ≤ C/P ≤ 240
1 (default)
1 ≤ Y ≤ 254, 1 ≤ C/P ≤ 254
AUTO_PDC_EN, Automatic Programmed Delay Control,
Address 0x27[6]
Enabling AUTO_PDC_EN activates a function within the
ADV7180 that automatically programs the LTA[1:0] and CTA[2:0]
registers to have the chroma and luma data match delays for all
modes of operation. If AUTO_PDC__EN is set, the LTA[1:0]
and CTA[2:0] manual registers are not used. If the automatic
mode is disabled (by setting the AUTO_PDC_EN bit to 0), the
values programmed into the LTA[1:0] and CTA[2:0] registers
become active.
When AUTO_PDC_EN is 0, the ADV7180 uses the LTA[1:0] and
CTA[2:0] values for delaying luma and chroma samples. See the
section.
When AUTO_PDC_EN is 1 (default), the ADV7180 automatically
determines the LTA and CTA values to have luma and chroma
aligned at the output.
LTA[1:0], Luma Timing Adjust, Address 0x27[1:0]
The luma timing adjust register allows the user to specify a
timing difference between chroma and luma samples.
There is a functionality overlap with the CTA[2:0] register. For
manual programming, use the following defaults:
CVBS input LTA[1:0] = 00
Y/C input LTA[1:0] = 01
YPrPb input LTA[1:0] = 01
Table 62. LTA Function
LTA[1:0]
Description
00 (default)
No delay
01
Luma 1 clock (37 ns) late
10
Luma 2 clock (74 ns) early
11
Luma 1 clock (37 ns) early
CTA[2:0], Chroma Timing Adjust, Address 0x27[5:3]
The chroma timing adjust register allows the user to specify a
timing difference between chroma and luma samples. This can
be used to compensate for external filter group delay differences
in the luma vs. chroma path and to allow a different number of
pipeline delays while processing the video downstream. Review
this functionality together with the LTA[1:0] register.
The chroma can be delayed or advanced only in chroma pixel
steps. One chroma pixel step is equal to two luma pixels. The
programmable delay occurs after demodulation, where delay
cannot be made by luma pixel steps.
For manual programming, use the following defaults:
CVBS input CTA[2:0] = 011
Y/C input CTA[2:0] = 101
YPrPb input CTA[2:0] = 110
Table 63. CTA Function
CTA[2:0]
Description
000
Not a valid setting
001
Chroma + two pixels (early)
010
Chroma + one pixel (early)
011 (default)
No delay
100
Chroma one pixel (late)
101
Chroma two pixels (late)
110
Chroma three pixels (late)
111
Not a valid setting
相關PDF資料
PDF描述
MAX3485ECSA+ IC TXRX RS485/422 10MBPS 8SOIC
VI-BWP-MX-F3 CONVERTER MOD DC/DC 13.8V 75W
VI-BWP-MX-F2 CONVERTER MOD DC/DC 13.8V 75W
VI-BWP-MW CONVERTER MOD DC/DC 13.8V 100W
VE-2W2-IW-F2 CONVERTER MOD DC/DC 15V 100W
相關代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7180KCP32Z 功能描述:IC VIDEO DECODER 10BIT 32LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ADV7180KCP32Z-RL 功能描述:IC VIDEO DECODER 10BIT 32LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ADV7180KST48Z 功能描述:IC VID DECOD SDTV 10BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ADV7180KST48Z-RL 功能描述:視頻 IC 48-Lead Low Profile Quad Flat Package RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7180WBCP32Z 制造商:Analog Devices 功能描述:IC, 10-BIT 4X OVERSAMPLING SDTV DECODER 制造商:Analog Devices 功能描述:SDTV VIDEO DECODER 32-PIN LFCSP EP TRAY - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*