- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366528 > AM29LV800DT-90WCF (ADVANCED MICRO DEVICES INC) 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | AM29LV800DT-90WCF |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | PROM |
| 英文描述： | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| 中文描述： | 512K X 16 FLASH 3V PROM, 90 ns, PBGA48 |
| 封裝： | 6.15 X 8.15 MM, 0.80 MM PITCH, LEAD FREE, FBGA-48 |
| 文件頁(yè)數(shù)： | 12/51頁(yè) |
| 文件大?。?/td> | 1628K |
| 代理商： | AM29LV800DT-90WCF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)
10
Am29LV800D
Am29LV800D_00_A4_E January 21, 2005
P R E L I M I N A R Y
Device Bus Operations
This section describes the requirements and use
of the device bus operations, which are initiated
through the internal command register. The
command register itself does not occupy any
addressable memory location. The register is
composed of latches that store the commands,
along with the address and data information
needed to execute the command. The contents
of the register serve as inputs to the internal
state machine. The state machine outputs
dictate the function of the device. Table 1 lists
the device bus operations, the inputs and
control levels they require, and the resulting
output. The following subsections describe each
of these operations in further detail.
Table 1. Am29LV800D Device Bus Operations
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 12.0
±
0.5 V, X = Don’t Care, A
IN
= Address In, D
IN
= Data In, D
OUT
= Data Out
Notes:
1. Addresses are A18:A0 in word mode (BYTE# = V
IH
), A18:A-1 in byte mode (BYTE# = V
IL
).
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See
the “Sector Protection/Unprotection” section.
Word/Byte Configuration
The BYTE# pin controls whether the device data
I/O pins DQ15–DQ0 operate in the byte or word
configuration. If the BYTE# pin is set at logic ‘1’,
the device is in word configuration, DQ15–DQ0
are active and controlled by CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is
in byte configuration, and only data I/O pins
DQ0–DQ7 are active and controlled by CE# and
OE#. The data I/O pins DQ8–DQ14 are
tri-stated, and the DQ15 pin is used as an input
for the LSB (A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system
must drive the CE# and OE# pins to V
IL
. CE# is
the power control and selects the device. OE# is
the output control and gates array data to the
output pins. WE# should remain at V
IH
. The
BYTE# pin determines whether the device
outputs array data in words or bytes.
The internal state machine is set for reading
array data upon device power-up, or after a
hardware reset. This ensures that no spurious
alteration of the memory content occurs during
the power transition. No command is necessary
in this mode to obtain array data. Standard
microprocessor read cycles that assert valid
addresses on the device address inputs produce
valid data on the device data outputs. The
device remains enabled for read access until the
command register contents are altered.
See “Reading Array Data” for more information.
Refer to the AC Read Operations table for timing
specifications and to Figure 1 for the timing dia-
gram. I
CC1
in the DC Characteristics table repre-
sents the active current specification for reading
array data.
Operation
CE#
L
L
V
CC
±
0.3 V
L
X
OE
#
L
H
WE
#
H
L
RESET
#
H
H
V
CC
±
0.3 V
H
L
Addresses
(Note 1)
A
IN
A
IN
DQ0–
DQ7
D
OUT
D
IN
DQ8–DQ15
BYTE
#
= V
IH
D
OUT
D
IN
BYTE#
= V
IL
Read
Write
DQ8–DQ14 = High-
Z, DQ15 = A-1
Standby
X
X
X
High-Z High-Z
High-Z
Output Disable
Reset
H
X
H
X
X
X
High-Z High-Z
High-Z High-Z
High-Z
High-Z
Sector Protect (Note 2)
L
H
L
V
ID
Sector Address,
A6 = L, A1 = H,
A0 = L
Sector Address,
A6 = H, A1 = H,
A0 = L
A
IN
D
IN
X
X
Sector Unprotect (Note 2)
L
H
L
V
ID
D
IN
X
X
Temporary Sector Unprotect
X
X
X
V
ID
D
IN
D
IN
High-Z
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29LV800DT-90WCI | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| AM29LV800DT-120ED | Ceramic Chip Capacitors / MIL-PRF-55681; Capacitance [nom]: 1800pF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: X7R (BX); Lead Style: Surface Mount Chip; Lead Dimensions: 0805; Termination: 100% Tin (Sn); Body Dimensions: 0.080" x 0.050" x 0.055"; Container: Bag; Features: MIL-PRF-55681: P Failure Rate |
| AM29N323D | 32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| AM29N323DT11AWKI | 32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| Am29PDS322D | High Speed CMOS Logic 8-Bit Universal Shift Register with 3-State Outputs 20-CDIP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV800T-120DGC1 | 制造商:Spansion 功能描述:3V 8M FLASH KNWON GOOD DIE W/TOP BOOT (COMMERCIAL TEMP) - Gel-pak, waffle pack, wafer, diced wafer on film |
| AM29PDL128G70RPEI | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 8MX16/4M X 32 70NS 80FBGA - Trays |
| AM29PDL128G80PEF | 制造商:Spansion 功能描述:SPZAM29PDL128G80PEF 128M FLASH EOL100409 |
| AM29PL141BXA | 制造商:AMD 功能描述:* |
| AM29PL141DC | 制造商:Advanced Micro Devices 功能描述:USER PROGRAMMABLE SPECIAL FUNCTION ASIC, 28 Pin, DIP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。