- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366528 > AM29LV800DT-90WCF (ADVANCED MICRO DEVICES INC) 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory PDF資料下載
參數(shù)資料
| 型號： | AM29LV800DT-90WCF |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | PROM |
| 英文描述： | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| 中文描述： | 512K X 16 FLASH 3V PROM, 90 ns, PBGA48 |
| 封裝： | 6.15 X 8.15 MM, 0.80 MM PITCH, LEAD FREE, FBGA-48 |
| 文件頁數(shù)： | 21/51頁 |
| 文件大?。?/td> | 1628K |
| 代理商： | AM29LV800DT-90WCF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
January 21, 2005 Am29LV800D_00_A4_E
Am29LV800D
19
P R E L I M I N A R Y
Note:
See Table 5 for program command sequence.
Figure 1. Program Operation
Chip Erase Command Sequence
Chip erase is a six bus cycle operation. The chip
erase command sequence is initiated by writing
two unlock cycles, followed by a set-up com-
mand. Two additional unlock write cycles are
then followed by the chip erase command,
which in turn invokes the Embedded Erase algo-
rithm. The device does
not
require the system
to preprogram prior to erase. The Embedded
Erase algorithm automatically preprograms and
verifies the entire memory for an all zero data
pattern prior to electrical erase. The system is
not required to provide any controls or timings
during these operations. Table 5 shows the
address and data requirements for the chip
erase command sequence.
Any commands written to the chip during the
Embedded Erase algorithm are ignored. Note
that a
hardware reset
during the chip erase
operation immediately terminates the opera-
tion. The Chip Erase command sequence should
be reinitiated once the device has returned to
reading array data, to ensure data integrity.
The system can determine the status of the
erase operation by using DQ7, DQ6, DQ2, or
RY/BY#. See “Write Operation Status” for infor-
mation on these status bits. When the
Embedded Erase algorithm is complete, the
device returns to reading array data and
addresses are no longer latched.
Figure 1 illustrates the algorithm for the erase
operation. See the Erase/Program Operations
tables in “AC Characteristics” for parameters,
and to Figure 1 for timing diagrams.
Sector Erase Command Sequence
Sector erase is a six bus cycle operation. The
sector erase command sequence is initiated by
writing two unlock cycles, followed by a set-up
command. Two additional unlock write cycles
are then followed by the address of the sector to
be erased, and the sector erase command. Table
5 shows the address and data requirements for
the sector erase command sequence.
The device does
not
require the system to pre-
program the memory prior to erase. The
Embedded Erase algorithm automatically pro-
grams and verifies the sector for an all zero data
pattern prior to electrical erase. The system is
not required to provide any controls or timings
during these operations.
After the command sequence is written, a sector
erase time-out of 50 μs begins. During the time-
out period, additional sector addresses and
sector erase commands may be written.
Loading the sector erase buffer may be done in
any sequence, and the number of sectors may
be from one sector to all sectors. The time
between these additional cycles must be less
than 50 μs, otherwise the last address and
command might not be accepted, and erasure
may begin. It is recommended that processor
interrupts be disabled during this time to ensure
all commands are accepted. The interrupts can
be re-enabled after the last Sector Erase
command is written. If the time between addi-
tional sector erase commands can be assumed
to be less than 50 μs, the system need not
monitor DQ3.
Any command other than
Sector Erase or Erase Suspend during the
time-out period resets the device to
reading array data.
The system must rewrite
the command sequence and any additional
sector addresses and commands.
START
Write Program
Command Sequence
Data Poll
from System
Verify Data
No
Yes
Last Address
No
Yes
Programming
Completed
Increment Address
Embedded
Program
algorithm
in progress
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM29LV800DT-90WCI | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| AM29LV800DT-120ED | Ceramic Chip Capacitors / MIL-PRF-55681; Capacitance [nom]: 1800pF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: X7R (BX); Lead Style: Surface Mount Chip; Lead Dimensions: 0805; Termination: 100% Tin (Sn); Body Dimensions: 0.080" x 0.050" x 0.055"; Container: Bag; Features: MIL-PRF-55681: P Failure Rate |
| AM29N323D | 32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| AM29N323DT11AWKI | 32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| Am29PDS322D | High Speed CMOS Logic 8-Bit Universal Shift Register with 3-State Outputs 20-CDIP -55 to 125 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV800T-120DGC1 | 制造商:Spansion 功能描述:3V 8M FLASH KNWON GOOD DIE W/TOP BOOT (COMMERCIAL TEMP) - Gel-pak, waffle pack, wafer, diced wafer on film |
| AM29PDL128G70RPEI | 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 8MX16/4M X 32 70NS 80FBGA - Trays |
| AM29PDL128G80PEF | 制造商:Spansion 功能描述:SPZAM29PDL128G80PEF 128M FLASH EOL100409 |
| AM29PL141BXA | 制造商:AMD 功能描述:* |
| AM29PL141DC | 制造商:Advanced Micro Devices 功能描述:USER PROGRAMMABLE SPECIAL FUNCTION ASIC, 28 Pin, DIP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。