- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366528 > Am29PDS322DT10 (Advanced Micro Devices, Inc.) 32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only (1.8 V to 2.2 V) Simultaneous Read/Write Page-Mode Boot Sector Flash Memory PDF資料下載
參數(shù)資料
| 型號： | Am29PDS322DT10 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | 32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only (1.8 V to 2.2 V) Simultaneous Read/Write Page-Mode Boot Sector Flash Memory |
| 中文描述： | 32兆位（2米× 16位），1.8伏的CMOS只（1.8伏至2.2 V）同步讀/寫頁模式引導扇區(qū)閃存 |
| 文件頁數(shù)： | 27/50頁 |
| 文件大?。?/td> | 839K |
| 代理商： | AM29PDS322DT10 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
26
Am29PDS322D
August 7, 2002
A D V A N C E I N F O R M A T I O N
Table 10.
Am29PDS322D Command Definitions
Legend:
X = Don
’
t care
RA = Address of the memory location to be read.
RD = Data read from location RA during read operation.
PA = Address of the memory location to be programmed. Addresses
latch on the falling edge of the WE# or CE# pulse, whichever happens
later.
PD = Data to be programmed at location PA. Data latches on the rising
edge of WE# or CE# pulse, whichever happens first.
SGA = Address of the sector group to be verified (in autoselect mode)
or erased. Address bits A20
–
A12 uniquely select any sector.
Notes:
1.
2.
3.
See Table 1 for description of bus operations.
All values are in hexadecimal.
Except for the read cycle and the fourth and fifth cycle of the
autoselect command sequence, all bus cycles are write cycles.
Data bits DQ15
–
DQ8 are don
’
t care in command sequences,
except for RD and PD.
Unless otherwise noted, address bits A20
–
A12 are don
’
t cares in
unlock sequence.
No unlock or command cycles required when device is in read
mode.
The Reset command is required to return to the read mode (or to
the erase-suspend-read mode if previously in Erase Suspend)
when the device is in the autoselect mode, or if DQ5 goes high
(while the device is providing status information).
The fourth cycle of the autoselect command sequence is a read
cycle. The system must provide the bank address to obtain the
manufacturer ID, device ID, or SecSi Sector factory protect
information. Data bits DQ15
–
DQ8 are don
’
t care. See the
Autoselect Command Sequence section for more information.
4.
5.
6.
7.
8.
9.
The device ID must be read across the fourth, fifth and sixth
cycles. The sixth cycle specifies 2201h for top boot or 2200h for
bottom boot.
10. The data is 80h for factory locked and 00h for not factory locked.
11. The data is 00h for an unprotected sector group and 01h for a
protected sector group.
12. The Unlock Bypass command is required prior to the Unlock
Bypass Program command.
13. The Unlock Bypass Reset command is required to return to the
read mode when the device is in the unlock bypass mode.
14. The system may read and program in non-erasing sectors, or
enter the autoselect mode, when in the Erase Suspend mode.
The Erase Suspend command is valid only during a sector erase
15. The Erase Resume command is valid only during the Erase
Suspend mode, and requires the bank address.
Command
Sequence
(Note 1)
C
Bus Cycles (Notes 2
–
5)
Third
Addr
Data
First
Second
Addr
Fourth
Fifth
Sixth
Addr
RA
XXX
555
Data
RD
F0
AA
Data
Addr
Data
Addr
Data
Addr
Data
Read (Note 6)
Reset (Note 7)
Manufacturer ID
1
1
4
A
2AA
55
555
90
X00
0001
Device ID (Note 9)
6
555
AA
2AA
55
555
90
X01
227E
X0E
2206
X0F
2201/
2200
SecSi Sector Factory
Protect (Note 10)
Sector Group Protect Verify
(Note 11)
Enter SecSi Sector Region
Exit SecSi Sector Region
Program
Unlock Bypass
Unlock Bypass Program (Note 12)
Unlock Bypass Reset (Note 13)
Chip Erase
Sector Erase
Erase Suspend (Note 14)
Erase Resume (Note 15)
4
555
AA
2AA
55
555
90
X03
80/00
4
555
AA
2AA
55
555
90
(SGA)
X02
XX00/
XX01
3
4
4
3
2
2
6
6
1
1
555
555
555
555
XXX
XXX
555
555
BA
BA
AA
AA
AA
AA
A0
90
AA
AA
B0
30
2AA
2AA
2AA
2AA
PA
XXX
2AA
2AA
55
55
55
55
PD
00
55
55
555
555
555
555
88
90
A0
20
XXX
PA
00
PD
555
555
80
80
555
555
AA
AA
2AA
2AA
55
55
555
SA
10
30
相關PDF資料 |
PDF描述 |
|---|---|
| Am29PDS322DB10 | 32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only (1.8 V to 2.2 V) Simultaneous Read/Write Page-Mode Boot Sector Flash Memory |
| Am29PDS322DB12 | 32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only (1.8 V to 2.2 V) Simultaneous Read/Write Page-Mode Boot Sector Flash Memory |
| Am29PDS322DT12 | 32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only (1.8 V to 2.2 V) Simultaneous Read/Write Page-Mode Boot Sector Flash Memory |
| AM29PL160CB90EI | High Speed CMOS Logic 8-Bit Universal Shift Register with 3-State Outputs 20-CDIP -55 to 125 |
| AM29PL160CB-120 | 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only High Performance Page Mode Flash Memory |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM29PL141BXA | 制造商:AMD 功能描述:* |
| AM29PL141DC | 制造商:Advanced Micro Devices 功能描述:USER PROGRAMMABLE SPECIAL FUNCTION ASIC, 28 Pin, DIP |
| AM29PL160CB-90SF | 制造商:Advanced Micro Devices 功能描述: |
| AM29PL160CB-90SI | 制造商:SOCO 功能描述: |
| AM29SL160CT-100EIN | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。