參數(shù)資料
型號(hào): Am70PDL127CDH66IS
廠商: Advanced Micro Devices, Inc.
英文描述: 2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
中文描述: 2 × 64兆位(8米× 16位)的CMOS 3.0伏特,只有頁面模式閃存數(shù)據(jù)存儲(chǔ)128兆位(8米× 16位)的CMOS
文件頁數(shù): 14/127頁
文件大?。?/td> 849K
代理商: AM70PDL127CDH66IS
12
Am70PDL127CDH/Am70PDL129CDH
November 24, 2003
A D V A N C E I N F O R M A T I O N
PIN DESCRIPTION
A21–A0
= 22 Address Inputs (Common)
A22
= Address Input (PDL127 only)
(Flash)
DQ15–DQ0
= 16 Data Inputs/Outputs (Common)
CE#f1
= Chip Enable 1 (Flash)
CE#f2
= Chip Enable 2 (Flash)
(PDL129 Only)
CE#1ps
= Chip Enable 1 (pSRAM)
CE2ps
= Chip Enable 2 (pSRAM)
OE#
= Output Enable (Common)
WE#
= Write Enable (Common)
RY/BY#
= Ready/Busy Output and open drain.
When RY/BY# = V
IH
, the device is
ready to accept read operations and
commands. When RY/BY# = VOL,
the device is either executing an em-
bedded algorithm or the device is
executing a hardware reset opera-
tion.
UB#s
= Upper Byte Control (pSRAM)
LB#s
= Lower Byte Control (pSRAM)
RESET#
= Hardware Reset Pin, Active Low
WP#/ACC
= Write Protect/Acceleration Input.
When WP/ACC#= V
IL
, the highest
and lowest two 4K-word sectors are
write protected regardless of other
sector protection configurations.
When WP/ACC#= V
IH
, these sector
are unprotected unless the DYB or
PPB is programmed. When
WP/ACC#= 12V, program and erase
operations are accelerated.
V
CC
f
= Flash 3.0 volt-only single power sup-
ply (see Product Selector Guide for
speed options and voltage supply
tolerances)
V
CC
s
V
SS
ds
= pSRAM Power Supply
= Device Ground (Common)
= Data Storage
NC
= Pin Not Connected Internally
CE#1ds
= Chip Enable 1 (Am29LV640MH
Flash- Data Storage)
CE#2ds
= Chip Enable 2 (Am29LV640MH
Flash- Data Storage)
RY/BY#
= READY/BUSY Output (Data Stor-
age)
RESET#ds
= Hardware Reset Pin, Active Low
(Data Storage)
WP#/ACCds
= Write Protect/Acceleration Input
(Data Storage)
LOGIC SYMBOL
22
16
DQ15–DQ0
A21–A0
CE#f1
OE#
WE#
RESET#
UB#s
RY/BY#
WP#/ACC
LB#s
CE#1ps
CE2ps
CE#f2 (PDL129 Only)
A22 (PDL127 Only)
CE#2ds
RESET#ds
CE#1ds
WP#/ACCds
RY/BY#ds
相關(guān)PDF資料
PDF描述
Am70PDL127CDH66IT 2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
Am70PDL127CDH85IS 2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
Am70PDL127CDH85IT 2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
Am70PDL129CDH 2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
Am70PDL129CDH66IS 2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM70PDL127CDH66IT 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP/XIP) Flash Memory, Data storage MirrorBit Flash, and pSRAM (XIP)
AM70PDL127CDH85I 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP/XIP) Flash Memory, Data storage MirrorBit Flash, and pSRAM (XIP)
AM70PDL127CDH85IS 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP/XIP) Flash Memory, Data storage MirrorBit Flash, and pSRAM (XIP)
AM70PDL127CDH85IT 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Package (MCP/XIP) Flash Memory, Data storage MirrorBit Flash, and pSRAM (XIP)
AM70PDL129BDH 制造商:SPANSION 制造商全稱:SPANSION 功能描述:2 x 64 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-Only Page Mode Flash Memory Data Storage 128 Megabit (8 M x 16-Bit) CMOS