- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366550 > AM79C971VCW (ADVANCED MICRO DEVICES INC) PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C971VCW |
| 廠(chǎng)商： | ADVANCED MICRO DEVICES INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| 中文描述： | 4 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP176 |
| 封裝： | TQFP-176 |
| 文件頁(yè)數(shù)： | 69/265頁(yè) |
| 文件大小： | 3190K |
| 代理商： | AM79C971VCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)當(dāng)前第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)
Am79C971
69
T-MAU Loopback Modes
When T-MAU is the active network port there are four
modes of loopback operation: internal loopback with
and without MENDEC and two external loopback
modes.
When INTL and MENDECL are set to 1, internal loop-
back without MENDEC is selected. Data coming out of
the transmit FIFO is fed directly to the receive FIFO.
The T-MAU does not transmit any data to the network,
but it continues to send link pulses. All signals on the
receive inputs are ignored. LCAR (TMD2, bit 27) will al-
ways read zero, regardless of the link state. The pro-
gramming of TMAULOOP has no effect.
When INTL is set to 1 and MENDECL is cleared to 0,
internal loopback including the MENDEC is selected.
Data is routed from the transmit FIFO through the
MENDEC back to the receive FIFO. The T-MAU does
not transmit any data to the network, but it continues to
send link pulses. All signals on the receive inputs are
ignored. LCAR (TMD2, bit 27) will always read zero, re-
gardless of the link state. The programming of TMAU-
LOOP has no effect.
External loopback operation works slightly different
when the T-MAU is the active network port. In a
10BASE-T network, the hub does not generate a re-
ceive carrier back to the Am79C971 controller while the
chip is transmitting. The T-MAU provides this function
internally. A true external loopback covering all the
components on the printed circuit board can only be
performed by using a special connector (with pin 1 jum-
pered to pin 3 and pin 2 jumpered to pin 6) that con-
nects the transmit pins of the RJ-45 jack to its receive
pins. When INTL is cleared to 0 and TMAULOOP is set
to 1, data is transmitted to the network and is expected
to be routed back to the chip. Collision detection is dis-
abled in this mode. The link state machine is forced into
the link pass state. LCAR will always read zero. The
programming of MENDECL has no effect in this mode.
The Am79C971 Am79C971 controller provides a spe-
cial external loopback mode that allows the device to
be connected to a live 10BASE-T network. The virtual
external loopback mode is invoked by setting INTL and
TMAULOOP to 0. In this mode, data coming out of the
transmit FIFO is fed directly into the receive FIFO. Ad-
ditionally, all transmit data is output to the network. The
link state machine is active as is the collision detection
logic. The programming of MENDECL has no effect in
this mode.
Media Independent Interface Loopback Features
Loopback through the MII can be handled in two ways.
The Am79C971 controller supports an internal MII
loopback and an external MII loopback. The MII loop-
back is completely separate from other network port
loopback and requires that the other loopback modes
be disengaged while the MII loopback is running. Fur-
ther, the MII loopback requires that the MII port be
manually configured through software using ASEL
(BCR 2, bit 1) and PORTSEL (CSR 15, bits 8-7).
The external loopback through the MII requires a two-
step operation. The external PHY must be placed into
a loopback mode by writing to the MII Control Register
(BCR33, BCR34). Then the Am79C971 controller must
be placed into an external loopback mode. All other
loopback modes have no meaning during MII opera-
tion.
The internal loopback through the MII is controlled by
MIIILP (BCR32, bit 1). When set to 1, this bit will cause
the internal portion of the MII data port to loopback on
itself. The MII management port (MDC, MDIO) is unaf-
fected by the MIILP bit. The internal MII interface is
mapped in the following way:
I
The TXD[3:0] nibble data path is looped back onto
the RXD[3:0] nibble data path;
I
TX_CLK is looped back as RX_CLK;
I
TX_EN is looped back as RX_DV.
I
CRS is correctly OR
’
d with TX_EN and RX_DV and
always encompasses the transmit frame.
I
TX_ER is not driven by the Am79C971 and there-
fore not looped back.
During the internal loopback, the TXD, TX_CLK, and
TX_EN pins will toggle appropriately with the correct
data.
Miscellaneous Loopback Features
All transmit and receive function programming, such as
automatic transmit padding and receive pad stripping,
operates identically in loopback as in normal operation.
Loopback mode can be performed with any frame size
except in the MII loopback mode. Runt Packet Accept
is internally enabled (RPA bit in CSR124 is not af-
fected) when any loopback mode is invoked. This is to
be backwards compatible to the C-LANCE (Am79C90)
software.
Since the Am79C971 controller has two FCS genera-
tors, there are no more restrictions on FCS generation
or checking, or on testing multicast address detection
as they exist in the half-duplex PCnet family devices
and in the C-LANCE. On receive, the Am79C971 con-
troller now provides true FCS status. The descriptor for
a frame with an FCS error will have the FCS bit (RMD1,
bit 27) set to 1. The FCS generator on the transmit side
can still be disabled by setting DXMTFCS (CSR15, bit
3) to 1.
In internal loopback operation, the Am79C971 control-
ler provides a special mode to test the collision logic.
When FCOLL (CSR15, bit 4) is set to 1, a collision is
forced during every transmission attempt. This will re-
sult in a Retry error.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971KCW | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BVCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C972 | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C972BKC\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C972BKCW | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKD/W | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。