8/01/00
Am79C976
221
P R E L I M I N A R Y
/0*B:*4;
Note:
This register is an alias of the DATA register and
also of the DATA_SCALE field of the PMCSR register.
Since these two are read only, BCR37 provides a
means of programming them indirectly. The contents of
this register are copied into the corresponding fields
pointed with the DATA_SEL field set to zero. Bits 15-0
in this register are programmable through the EE-
PROM.
Bit
Name
Description
15-10
RES
Reserved locations. Written as
zeros and read as undefined.
9-8
D0_SCALE These bits correspond to the
DATA_SCALE
PMCSR (offset Register 44 of the
PCI configuration space, bits 14-
13). Refer to the description of
DATA_SCALE for the meaning of
this field.
field
of
the
D0_SCALE is read only. Cleared
by H_RESET and is not affected
by S_RESET or setting the STOP
bit.
7-0
DATA0
These bits correspond to the PCI
DATA register (offset Register 47
of the PCI configuration space,
bits 7-0). Refer to the description
of DATA register for the meaning
of this field.
DATA0 is read only. Cleared by
H_RESET and is not affected by
S_RESET or setting the STOP
bit.
10*:*;
Note:
This register is an alias of the DATA register and
also of the DATA_SCALE field of the PMCSR register.
Since these two are read only, BCR38 provides a
means of programming them through the EEPROM.
The contents of this register are copied into the corre-
sponding fields pointed with the DATA_SEL field set to
one. Bits 15-0 in this register are programmable
through the EEPROM.
Bit
15-10
Name
RES
Description
Reserved locations. Written as
zeros and read as undefined.
9-8
D1_SCALE These bits correspond to the
DATA_SCALE field of the PMC-
SR (offset Register 44 of the PCI
configuration space, bits 14-13).
Refer to the description of
DATA_SCALE for the meaning of
this field.
D1_SCALE is read only. Cleared
by H_RESET and is not affected
by S_RESET or setting the STOP
bit.
7-0
DATA1
These bits correspond to the PCI
DATA register (offset Register 47
of the PCI configuration space,
bits 7-0). Refer to the description
of DATA register for the meaning
of this field.
DATA1 is read only. Cleared by
H_RESET and is not affected by
S_RESET or setting the STOP
bit.
20*8:*;
Note:
This register is an alias of the DATA register and
also of the DATA_SCALE field of the PMCSR register.
Since these two are read only, BCR39 provides a
means of programming them through the EEPROM.
The contents of this register are copied into the corre-
sponding fields pointed to with the DATA_SEL field set
to two. Bits 15-0 in this register are programmable
through the EEPROM.
Bit
Name
Description
15-10
RES
Reserved locations. Written as
zeros and read as undefined.
9-8
D2_SCALE These bits correspond to the
DATA_SCALE
PMCSR (offset Register 44 of the
PCI configuration space, bits 14-
13). Refer to the description of
DATA_SCALE for the meaning of
this field.
field
of
the
D2_SCALE is read only. Cleared
by H_RESET and is not affected
by S_RESET or setting the STOP
bit.
7-0
DATA2
These bits correspond to the PCI
DATA register (offset Register 47
of the PCI configuration space,
bits 7-0). Refer to the description
of DATA register for the meaning
of this field.
DATA2 is read only. Cleared by
H_RESET and is not affected by
S_RESET or setting the STOP bit.