參數(shù)資料
型號: AM79C976
廠商: Advanced Micro Devices, Inc.
英文描述: PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller
中文描述: PCnet -專業(yè)⑩個10/100Mbps PCI以太網(wǎng)控制器
文件頁數(shù): 60/309頁
文件大?。?/td> 2070K
代理商: AM79C976
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當(dāng)前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁
60
Am79C976
8/01/00
P R E L I M I N A R Y
-6
Earlier members of the PCnet family of controllers had
to be re-initialized if the transmitter and/or the receiver
were not turned on during the original initialization, and
it was subsequently required to activate them, or if ei-
ther section was shut off due to the detection of a mem-
ory error, transmitter underflow, or transmit buffer error
condition. This restriction does not apply to the
Am79C976 device. The memory error and transmit
buffer error conditions cannot occur in the Am79C976
controller and the transmit underflow condition does
not stop the Am79C976 controller
s transmitter.
For compatibility with other PCnet family devices, re-
initialization may be done via the initialization block or
by setting the STOP bit in CSR0, followed by writing to
CSR15, and then setting the STRT bit in CSR0. Note
that this form of restart will not perform the same in the
Am79C976 controller as in the C-LANCE device. In
particular, setting the STRT bit causes the Am79C976
controller to reload the transmit and receive descriptor
pointers with their respective base addresses. This
means that the software must clear the descriptor
OWN bits and reset its descriptor ring pointers before
restarting the Am79C976 controller. The reload of de-
scriptor base addresses is performed in the C-LANCE
device only after initialization, so that a restart of the
C-LANCE without initialization leaves the C-LANCE
pointing at the same descriptor locations as before the
restart.
'
Following reset, the transmitter and receiver of the
Am79C976 controller are disabled, so no descriptor or
data DMA activity will occur. The receiver will process
incoming frames to detect address matches, which are
counted in the RcvMissPkts register. No transmits will
occur except that pause frames may be sent (see flow
control section).
Setting the RUN bit in CMD0 (equivalent to setting
STRT in CSR0) causes the Am79C976 controller to
begin descriptor polling and normal transmit and re-
ceive activity. Clearing the RUN bit (equivalent to set-
ting STOP in CSR0) causes the Am79C976 controller
to halt all transmit, receive, and DMA transfer activities
abruptly.
The Am79C976 controller offers suspend modes that
allow stopping the device with orderly termination of all
network activity. Transmit and receive are controlled
separately.
Setting the RX_FAST_SPND bit in CMD0 suspends re-
ceiver activity after the current frame being received by
the MAC is complete. If no frame is being received
when RX_FAST_SPND is set, the receiver is sus-
pended immediately. After the receiver is suspended,
the RX_SUSPENDED bit in STAT0 is set and SPND-
INT interrupt bit in INT0 is set. Receive data and de-
scriptor DMA activity continues normally while the
receiver is fast suspended.
Setting the RX_SPND bit in CMD0 suspends the re-
ceiver in the same way as RX_FAST_SPND, but the
RX_SUSPENED bit and SPNDINT interrupt bit are
only set after any frames in the receive FIFO have been
completely transferred into system memory and the
corresponding descriptors updated. No receive data or
descriptor DMA activity will occur while the receiver is
suspended.
When the receiver is suspended, no frames will be re-
ceived into the receive FIFO, but frames will be
checked for address match and the RcvMissPkts
counter incremented appropriately, and frames will be
checked for Magic Packet match if Magic Packet mode
is enabled.
Setting the TX_FAST_SPND bit in CMD0 suspends
transmitter activity after the current frame being trans-
mitted by the MAC is complete. If no frame is being
transmitted when TX_FAST_SPND is set, the transmit-
ter is suspended immediately. After the transmitter is
suspended, the TX_SUSPENDED bit in STAT0 is set
and SPNDINT interrupt bit in INT0 is set. Transmit de-
scriptor and data DMA activity continues normally
while the transmitter is fast suspended.
Setting the TX_SPND bit in CMD0 suspends the trans-
mitter in the same way as TX_FAST_SPND, but the
TX_SUSPENDED bit and SPNDINT interrupt bit are
only set after any frames in the transmit FIFO have
been completely transmitted. No transmit descriptor or
data DMA activity will occur while the transmitter is sus-
pended.
When the transmitter is suspended, no frames will be
transmitted except for flow control frames (see Flow
Control section).
It is not meaningful to set both TX_SPND and
TX_FAST_SPND at the same time, nor is it meaningful
to set both RX_SPND and RX_FAST_SPND at the
same time. Doing so will cause unpredictable results.
However, transmit and receive are independent of each
other, so one may be suspended or fast suspended
while the other is running, suspended or fast sus-
pended.
For compatibility with other PCnet family devices, set-
ting the SPND bit in CSR5 with FASTSPNDE in CSR7
cleared is equivalent to setting both TX_SPND and
RX_SPND and clearing SPND with FASTSPNDE
cleared is equivalent to clearing both TX_SPND and
RX_SPND. Similarly, setting SPND with FASTSPNDE
set is equivalent to setting both TX_FAST_SPND and
RX_FAST_SPND and clearing SPND with
FASTSPNDE set is equivalent to clearing both
TX_FAST_SPND and RX_FAST_SPND. While equiva-
lent, these methods are not identical, so software
相關(guān)PDF資料
PDF描述
AM79C976KIW PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller
AM79C976KCW PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller
AM79C978AKCW Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C978AVCW Single-Chip 1/10 Mbps PCI Home Networking Controller
AM79C978 Single-Chip 1/10 Mbps PCI Home Networking Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C976KC 制造商:Rochester Electronics LLC 功能描述:METRIC PLASTIC QUAD-RING - Bulk
AM79C976KCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller
AM79C976KD 制造商:Advanced Micro Devices 功能描述:ETHERNET:MEDIA ACCESS CONTROLLER (MAC)
AM79C976KF 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP
AM79C976KI 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP