- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄362345 > AOP-PXB4340 ATM OAM Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | AOP-PXB4340 |
| 英文描述： | ATM OAM Processor |
| 中文描述： | 自動(dòng)柜員機(jī)的OAM處理器 |
| 文件頁(yè)數(shù)： | 34/185頁(yè) |
| 文件大?。?/td> | 2552K |
| 代理商： | AOP-PXB4340 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)
3;%(
Data Sheet
2-34
04.2000
)XQFWLRQDO'HVFULSWLRQ
To further limit the load for the microprocessor the DMA function is provided which transfers
relevant status bits for all connections to the control processor memory in the background (see
FKDSWHU
).
The insertion of AIS cells occurs as in the AIS state (
FKDSWHU
of VP-AIS or VC-AIS cells and VP-RDI cells in backward direction. No additional AIS cells are
inserted if AIS and LOC state are declared simultaneously.
Additionally to the standardized CC an Internal Continuity Check ICC is provided as proprietary
function. It uses CC cells with a specially marked header (see
VHFWLRQ
and outgoing port. If no AOPE Continuity Check is active a network element ICC can be
activated in order to check the connectivity across the switching network between AOPE
upstream and AOPE downstream. The functionality of ICC does not differ from the AOPE CC
since a received ICC cell is treated like a CC cell, i.e. the same checkers/generators which
otherwise do CC processing are used for ICC with the following consequences :
insertion of ICC cells in the upstream direction of the AOPE (originating point) if no valid user
cell has been received for a specified time interval of one second.
supervision of arrived user cells or ICC cells at downstream direction of the AOPE (terminating
point) within a specific time interval of 3.5 +/- 0.5 seconds.
Loss of ICC cells in downstream direction of the AOPE will result in AIS/RDI generation as
described in
VHFWLRQ
. The AIS/RDI generation is adjustable via VPC/VCC.
ICC can be activated by software for each valid VPC/VCC.
ICC cells are distinguished from CC cells by the HK bits (HK=100) in the UTOPIA cell header
(UDF1 field). For ICC segment CC cell format is used. If evaluation of the UDF1 field is not
enabled, ICC is not supported.
For ICC the VP/VC segment configuration flags are not relevant. Therefore 3 ATM layer
configuration cases for upstream cell generation are remaining :
generation of VP ICC cells at VP intermediate points
geneartion of VC ICC cells at VC originating end points
generation of VC ICC cells at VC intermediate points
For downstream evaluation are remaining :
evaluation of VP ICC cells at VP intermediate points
evaluation of VC ICC cells at VC terminating end points
evaluation of VC ICC cells at VC intermediate points
), i.e. with periodic insertion
) between incoming
ICC cells never leave a switch while ICC is intended for connection supervision within a switch.
1HWZRUN&RQQHFWLYLW\&KHFN/%
*HQHUDO
The loopback (LB) OAM function is intended for checking the connectivity of a virtual connection
by sending a single LB cell along the connection. The LB cell is extracted at well defined points
of the network and sent back to the source via the backward connection. Note that each ATM
connection has an associated connection in backward direction with the same connection
identifiers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AOP3510F1 | Voltage-Feedback Operational Amplifier |
| AOP3510J3 | Voltage-Feedback Operational Amplifier |
| AOP8 | ISA BUS KARTE 8KANAL D/A WANDLER 12BIT |
| AP-30711P2-301 | Converter |
| AP-30711P2-301V | Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AOQW-100 | 制造商:IDEC CORPORATION 功能描述:TW SQ FLUSH OPER PB |
| AOQW101-B | 制造商:IDEC CORPORATION 功能描述:TW SQ FLUSH PB |
| AOQW101FN-W/O | 制造商:IDEC CORPORATION 功能描述:COLOR BUTTON |
| AOQW101-G | 制造商:IDEC CORPORATION 功能描述:TW SQ FLUSH PB |
| AOQW101-R | 制造商:IDEC CORPORATION 功能描述:TW SQ FLUSH PB |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。