
3;%(
Data Sheet
3-60
04.2000
5HJLVWHU'HVFULSWLRQ
5HDG7UDQVIHU5HJLVWHUV5'5/5'5+
Read
Address 1C
H
..37
H
Value after reset 0000
H
The read transfer registers are shown below with their mapping to the 32-bit Dwords 0..13.
When reading the external RAM bit 31 contains the result of the parity check. Bit 31=0 indicates
that the external parity bit stored in bit 31 was correct, bit 31=1 indicates a wrong parity bit.
0DVN'DWD5HJLVWHUV0'5/0'5+
Read/write
Address 38
H
..45
H
Value after reset 0000
H
These registers have a bit-to-bit correspondence to the 7 lower read and write transfer registers
RDR0..RDR6 and WDR0..WDR6. If a bit in MDR0L..MDR6H is cleared, the corresponding bit of
the RAM entry remains unchanged, if set the RAM entry bit is overwritten by the value contained
in the corresponding write register bit.
The upper 7 transfer registers are masked globally with one bit each. These bits are contained
in the WMASK register.
D
13
Register RDR13H / Address 37
H
Register RDR12H / Address 35
H
Register RDR11H / Address 33
H
Register RDR10H / Address 31
H
Register RDR9H / Address 2F
H
Register RDR8H / Address 2D
H
Register RDR7H / Address 2B
H
Register RDR6H / Address 29
H
Register RDR5H / Address 27
H
Register RDR4H / Address 25
H
Register RDR3H / Address 23
H
Register RDR2H / Address 21
H
Register RDR1H / Address 1F
H
Register RDR0H / Address 1D
H
Register RDR13L / Address 36
H
Register RDR12L / Address 34
H
Register RDR11L / Address 32
H
Register RDR10L / Address 30
H
Register RDR9L / Address 2E
H
Register RDR8L / Address 2C
H
Register RDR7L / Address 2A
H
Register RDR6L / Address 28
H
Register RDR5L / Address 26
H
Register RDR4L / Address 24
H
Register RDR3L / Address 22
H
Register RDR2L / Address 20
H
Register RDR1L / Address 1E
H
Register RDR0L / Address 1C
H
12
11
10
9
8
7
6
5
4
3
2
1
0