ProASICPLUS Flash Family FPGAs 2- 56 v5.9 Synchronous SRAM Read, Pipeline Mode O" />
參數資料
型號: APA075-PQG208I
廠商: Microsemi SoC
文件頁數: 142/178頁
文件大?。?/td> 0K
描述: IC FPGA PROASIC+ 75K 208-PQFP
標準包裝: 24
系列: ProASICPLUS
RAM 位總計: 27648
輸入/輸出數: 158
門數: 75000
電源電壓: 2.3 V ~ 2.7 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 208-BFQFP
供應商設備封裝: 208-PQFP(28x28)
ProASICPLUS Flash Family FPGAs
2- 56
v5.9
Synchronous SRAM Read, Pipeline Mode Outputs (Synchronous Pipelined)
Note: The plot shows the normal operation status.
Figure 2-29 Synchronous SRAM Read, Pipeline Mode Outputs (Synchronous Pipelined)
Table 2-53 TJ = 0°C to 110°C; VDD = 2.3 V to 2.7 V for Commercial/Industrial
TJ = 0°C to 150°C, VDD = 2.3 V to 2.7 V for Military/MIL-STD-883
Symbol txxx
Description
Min.
Max.
Units
Notes
CCYC
Cycle time
7.5
ns
CMH
Clock high phase
3.0
ns
CML
Clock low phase
3.0
ns
OCA
New DO access from RCLKS
2.0
ns
OCH
Old DO valid from RCLKS
0.75
ns
RACH
RADDR hold from RCLKS
0.5
ns
RACS
RADDR setup to RCLKS
1.0
ns
RDCH
RDB hold from RCLKS
0.5
ns
RDCS
RDB setup to RCLKS
1.0
ns
RPCA
New RPE access from RCLKS
4.0
ns
RPCH
Old RPE valid from RCLKS
1.0
ns
RCLKS
RPE
DO
New Valid Data Out
Cycle Start
New RPE Out
RADDR
New Valid
Address
RDB, RBLKB
tRACS
tOCA
tRPCH
tOCH
tRPCA
tCML
tCMH
tCCYC
tRACH
tRDCH
tRDCS
Old Data Out
Old RPE Out
相關PDF資料
PDF描述
RSA50DRSI-S288 CONN EDGECARD 100PS .125 EXTEND
APA075-PQ208I IC FPGA PROASIC+ 75K 208-PQFP
A40MX04-3VQ80 IC FPGA MX SGL CHIP 6K 80-VQFP
IDT71V3578S133PFG IC SRAM 4MBIT 133MHZ 100TQFP
A40MX04-3VQG80 IC FPGA MX SGL CHIP 6K 80-VQFP
相關代理商/技術參數
參數描述
APA075-PQGB 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA075-PQGES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA075-PQGI 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA075-PQGM 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA075-PQGPP 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC Flash Family FPGAs