- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366584 > ARM60 (Mitel Networks Corporation) Low Power General Purpose 32-Bit RISC Microprocessor(低功耗通用32位精簡指令集微處理器) PDF資料下載
參數(shù)資料
| 型號： | ARM60 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | Low Power General Purpose 32-Bit RISC Microprocessor(低功耗通用32位精簡指令集微處理器) |
| 中文描述： | 低功耗通用32位RISC微處理器（低功耗通用32位精簡指令集微處理器） |
| 文件頁數(shù)： | 83/121頁 |
| 文件大?。?/td> | 1217K |
| 代理商： | ARM60 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁當(dāng)前第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁
Instruction Cycle Operations
79
7.5 Store register
The first cycle of a store register is similar to the first cycle of load register. During the second cycle the base
modification is performed, and at the same time the data is written to memory. There is no third cycle. The
cycle timings are shown below in
Table 11: Store Register Instruction Cycle Operations
. The base write-back
is prevented during a Data Abort if the processor is configured for Early
Abort. The write-back is not
prevented if Late
Abort is configured.
7.6 Load multiple registers
The first cycle of LDM is used to calculate the address of the first word to be transferred, whilst performing
a prefetch from memory. The second cycle fetches the first word, and performs the base modification.
During the third cycle, the first word is moved to the appropriate destination register while the second
word is fetched from memory, and the modified base is latched internally in case it is needed to patch up
after an
abort. The third cycle is repeated for subsequent fetches until the last data word has been accessed,
then the final (internal) cycle moves the last word to its destination register. The cycle timings are shown in
Table 12: Load Multiple Registers Instruction Cycle Operations
.
The last cycle may be merged with the next instruction prefetch to form a single memory N-cycle.
If an
abort occurs, the instruction continues to completion, but all register writing after the
abort is
prevented. The final cycle is altered to restore the modified base register (which may have been overwritten
by the load activity before the
abort occurred).
When the PC is in the list of registers to be loaded the current instruction pipeline must be invalidated.
Note that the PC is always the last register to be loaded, so an
abort at any point will prevent the PC from
being overwritten.
Cycle
Address
nBW
nRW
Data
nMREQ
SEQ
nOPC
1
pc+8
1
0
(pc+8)
0
0
0
2
alu
b/w
1
Rd
0
0
1
pc+12
Table 11: Store Register Instruction Cycle Operations
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ARM610 | General Purpose 32-Bit Microprocessor with 4kByte Cache,Write Buffer and Memory Management Unit(通用32位微處理器（帶4K字節(jié)緩存，寫緩沖器和存儲器管理單元）) |
| ARRAYS | NIGHT VISION H.V. RECTIFIER DIODES & ARRAYS |
| ARS2540 | 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE |
| AR2540 | 40A GLASS PASSIVATED AVALANCHE BUTTON DIODE |
| ARS25A | 25A AUTOMOTIVE BUTTON DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ARM607 | 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG 制造商:Master Appliance Corp 功能描述:Armature, With Retaining Rings, 120V (HG-751B) |
| ARM-607 | 制造商:Master Appliance Corp 功能描述:Nozzle Shield; HG-751B heat gun 制造商:Master Appliance 功能描述:Heat Gun,Armature W/Retaining Ring For Hg-751B 120V, Hg-501A-D |
| ARM610 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:General purpose 32-bit microprocessor |
| ARM7-009 | 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU |
| ARM720T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。