- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295111 > AT17LV040-10BJC (ATMEL CORP) FPGA Configuration EEPROM Memory PDF資料下載
參數(shù)資料
| 型號： | AT17LV040-10BJC |
| 廠商： | ATMEL CORP |
| 元件分類： | PROM |
| 英文描述： | FPGA Configuration EEPROM Memory |
| 中文描述： | 4M X 1 CONFIGURATION MEMORY, PQCC44 |
| 封裝： | PLASTIC, MS-018AC, LCC-44 |
| 文件頁數(shù)： | 29/29頁 |
| 文件大?。?/td> | 412K |
| 代理商： | AT17LV040-10BJC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁
9
2321H–CNFG–03/06
AT17LV65/128/256/512/010/002/040
4.10
A2
Device selection input, A2. This is used to enable (or select) the device during programming
(i.e., when SER_EN is Low). A2 has an internal pull-down resistor.
4.11
READY
Open collector reset state indicator. Driven Low during power-up reset, released when power-up
is complete. It is recommended to use a 4.7 k
pull-up resistor when this pin is used.
4.12
SER_EN
Serial enable must be held High during FPGA loading operations. Bringing SER_EN Low
enables the Two-Wire Serial Programming Mode. For non-ISP applications, SER_EN should be
tied to V
CC.
4.13
V
CC
3.3V (±10%) and 5.0V (±5% Commercial, ±10% Industrial) power supply pin.
5.
FPGA Master Serial Mode Summary
The I/O and logic functions of any SRAM-based FPGA are established by a configuration pro-
gram. The program is loaded either automatically upon power-up, or on command, depending
on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the config-
uration program from an external memory. The AT17LV Serial Configuration EEPROM has
been designed for compatibility with the Master Serial mode.
This document discusses the Atmel AT40K, AT40KAL and AT94KAL applications as well as Xil-
inx applications.
6.
Control of Configuration
Most connections between the FPGA device and the AT17LV Serial EEPROM are simple and
self-explanatory.
The DATA output of the AT17LV series configurator drives DIN of the FPGA devices.
The master FPGA CCLK output drives the CLK input of the AT17LV series configurator.
The CEO output of any AT17LV series configurator drives the CE input of the next
configurator in a cascaded chain of EEPROMs.
SER_EN must be connected to V
CC (except during ISP).
The READY
(1) pin is available as an open-collector indicator of the device’s reset status; it is
driven Low while the device is in its power-on reset cycle and released (tri-stated) when the
cycle is complete.
Note:
1. This pin is not available for the AT17LV65/128/256 devices.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT17LV128-10BJC | FPGA Configuration EEPROM Memory |
| AT17LV256-10BJC | PhotoMOS Relay; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Supply Voltage:5V RoHS Compliant: No |
| AT17LV512-10BJC | FPGA Configuration EEPROM Memory |
| AT17LV65A-10BJC | FPGA Configuration EEPROM Memory |
| AT24C08SC-09BT | 1K X 8 I2C/2-WIRE SERIAL EEPROM, XMA8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT17LV040-10BJI | 功能描述:FPGA-配置存儲器 Serial EEPROM RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| AT17LV040-10CC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV040-10CI | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV040-10JC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV040-10JI | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。