- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3804 > AT89LP51-20MU (Atmel)MCU 8051 4K FLASH 20MHZ 7X7MLF PDF資料下載
參數(shù)資料
| 型號(hào)： | AT89LP51-20MU |
| 廠商： | Atmel |
| 文件頁數(shù)： | 2/117頁 |
| 文件大?。?/td> | 0K |
| 描述： | MCU 8051 4K FLASH 20MHZ 7X7MLF |
| 標(biāo)準(zhǔn)包裝： | 360 |
| 系列： | 89LP |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 20MHz |
| 連通性： | EBI/EMI，I²C，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測/復(fù)位，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 36 |
| 程序存儲(chǔ)器容量： | 4KB（4K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 256 x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.4 V ~ 5.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-VFQFN 裸露焊盤 |
| 包裝： | 托盤 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁
10
3709D–MICRO–12/11
AT89LP51/52
2.3.5
Interrupt Handling
With the addition of the IPH register, the AT89LP51/52 provides four levels of interrupt priority
for greater flexibility in handling multiple interrupts. Also, Fast mode allows for faster interrupt
response due to the shorter instruction execution times.
2.3.6
Serial Port
The timer prescaler increases the range of achievable baud rates when using Timer 1 to gener-
ate the baud rate in UART Modes 1 or 3, including an increase in the maximum baud rate
available in Compatibility mode. Additional features include automatic address recognition and
framing error detection.
The shift register mode (Mode 0) has been enhanced with more control of the polarity, phase
and frequency of the clock and full-duplex operation. This allows emulation of master serial
pheriperal (SPI) and two-wire (TWI) interfaces.
2.3.7
I/O Ports
The P0, P1, P2 and P3 I/O ports of the AT89LP51/52 may be configured in four different modes.
The default setting depends on the Tristate-Port User Fuse (See Section 17.7 on page 86).
When the fuse is set all the I/O ports revert to input-only (tristated) mode at power-up or reset.
When the fuse is not active, ports P1, P2 and P3 start in quasi-bidirectional mode and P0 starts
in open-drain mode. P4 always operates in quasi-bidirectional mode. P0 can be configured to
have internal pull-ups by placing it in quasi-bidirectional or output modes. This can reduce sys-
tem cost by removing the need for external pull-ups on Port 0.
The P4.4–P4.7 pins are additional I/Os that replace the normally dedicated ALE, PSEN, XTAL1
and XTAL2 pins of the AT89S51/52. These pins can be used as additional I/Os depending on
the configuration of the clock and external memory.
2.3.8
Security
The AT89LP51/52 does not support the extenal access pin (EA). Therefore it is not possible to
execute from external program memory in address range 0000H–1FFFH. When the third Lockbit
is enabled (Lock Mode 4) external program execution is disabled for all addresses above
1FFFH. This differs from AT89S51/52 where Lock Mode 4 prevents EA from being sampled low,
but may still allow external execution at addresses outside the 8K internal space.
2.3.9
Programming
The AT89LP51/52 supports a richer command set for In-System Programming (ISP). Existing
AT89S51/52 programmers should be able to program the AT89LP51/52 in byte mode. In page
mode the AT89LP51/52 only supports programming of a half-page of 64 bytes and therefore
requires an extra address byte as compared to AT89S51/52. Furthermore the device signature
is located at addresses 0000H, 0001H and 0003H instead of 0000H, 0100H and 0200H.
Table 2-3.
Compatibility Mode versus Fast Mode Summary
Feature
Compatibility
Fast
Instruction Fetch in System Clocks
31
Instruction Execution Time in System Clocks
6, 12, 18 or 24
1, 2, 3, 4 or 5
Default System Clock Divisor
2
1
Default Timer Prescaler Divisor
6
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT80C51RD2-RLTUM | IC 8051 MCU 5V SPI 20MHZ 44-VQFP |
| AT89S52-24JU | IC MCU 8K FLASH 24MHZ 44-PLCC |
| AT89S52-24PU | IC MCU 8K FLASH 24MHZ 40-DIP |
| 200875-1 | CONN FIXED JACKSCREW FMLE W/HDWR |
| 202174-4 | CONN GUIDE SKT CORNER 104CF POS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT89LP51-20PU | 功能描述:8位微控制器 -MCU Single Cycle 8051 4K ISP FL RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| AT89LP51ED2-20AAU | 功能描述:8位微控制器 -MCU 64KB 20MHz 2.4V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| AT89LP51ED2-20AU | 功能描述:8位微控制器 -MCU 64KB 20MHz 2.4V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| AT89LP51ED2-20JU | 功能描述:8位微控制器 -MCU 64KB 20MHz 2.4V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| AT89LP51ED2-20MU | 功能描述:8位微控制器 -MCU 64KB 20MHz 2.4V-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。