Bt864A/865A
3.0 PC Board Considerations
YCrCb to NTSC/PAL Digital Video Encoder
3.4 Signal Interconnect
100138B
Conexant
3-5
3.4 Signal Interconnect
3.4.1 Digital Signal Interconnect
The digital inputs to the Bt864A/865A should be isolated as much as possible
from the analog outputs and other analog circuitry. Also, these input signals
should not overlay the analog power plane or analog output signals.
Most of the noise on the analog outputs will be caused by excessive edge rates
(less than 3 ns), overshoot, undershoot, and ringing on the digital inputs.
The digital edge rates should not be faster than necessary, as feed through
noise is proportional to the digital edge rates. Lower-speed applications will
benefit from using lower-speed logic (3
–
5 ns edge rates) to reduce data-related
noise on the analog outputs.
Transmission lines will mismatch if the lines do not match the source and
destination impedance. This will degrade signal fidelity if the line length
reflection time is greater than one-fourth the signal edge time. Line termination or
line-length reduction is the solution. For example, logic edge rates of 2 ns require
line lengths of less than 4 inches without use of termination. Ringing may be
reduced by damping the line with a series resistor (30
–
300
).
Radiation of digital signals can also be picked up by the analog circuitry. This
is prevented by reducing the digital edge rates (rise/fall time), minimizing ringing
with damping resistors, and minimizing coupling through PC board capacitance
by routing the digital signals at a 90 degree angle to any analog signals.
The clock driver and all other digital devices must be adequately decoupled to
prevent digital noise from coupling into the analog circuitry.
3.4.2 Analog Signal Interconnect
The Bt864A/865A should be located as close as possible to the output connectors
to minimize noise pickup and reflections caused by impedance mismatch.
The analog outputs are susceptible to crosstalk from digital lines; digital traces
must not be routed under or adjacent to the analog output traces.
To maximize the high-frequency power supply rejection, the video output
signals should overlay the ground plane.
For maximum performance, the analog video output impedance, cable
impedance, and load impedance should be the same. The load resistor connection
between the video outputs and AGND should be as close as possible to the
Bt864A/865A to minimize reflections. Unused DAC outputs should be connected
to AGND unless the power-down feature is being utilized.