參數(shù)資料
型號(hào): BU-6586NEW
英文描述: MIL-STD-1553 Components |PCI Mini-ACE? Mark3
中文描述: 符合MIL - STD - 1553器件|迷你的PCI ACE論壇? Mark3
文件頁(yè)數(shù): 25/60頁(yè)
文件大?。?/td> 410K
代理商: BU-6586NEW
25
Data Device Corporation
www.ddc-web.com
BU-64743/64843/64863
C-03/03-300
RT MEMORY MANAGEMENT
The Mini-ACE Mark3 provides a variety of RT memory manage-
ment capabilities. As with the ACE and Mini-ACE, the choice of
memory management scheme is fully programmable on a trans-
mit/receive/broadcast subaddress basis.
In compliance with MIL-STD-1553B Notice 2, received data from
broadcast messages may be optionally separated from non-
broadcast received data. For each transmit, receive or broadcast
subaddress, either a single-message data block, a double
buffered configuration (two alternating Data Word blocks), or a
variable-sized (128 to 8192 words) subaddress circular buffer
may be allocated for data storage. The memory management
scheme for individual subaddresses is designated by means of
the subaddress control word (reference TABLE 40).
For received data, there is also a global circular buffer mode. In
this configuration, the data words received from multiple (or all)
subaddresses are stored in a common circular buffer structure.
Like the subaddress circular buffer, the size of the global circular
buffer is programmable, with a range of 128 to 8192 data words.
The double buffering feature provides a means for the host
processor to easily access the most recent, complete received
block of valid Data Words for any given subaddress. In addition
to helping ensure data sample consistency, the circular buffer
options provide a means for greatly reducing host processor
overhead for multi-message bulk data transfer applications.
End-of-message interrupts may be enabled either globally (fol-
lowing all messages), following error messages, on a
transmit/receive/broadcast subaddress or mode code basis, or
when a circular buffer reaches its midpoint (50% boundary) or
lower (100%) boundary. A pair of interrupt status registers allow
the host processor to determine the cause of all interrupts by
means of a single read operation.
Subaddress -
specific circular buffer
of specified size.
8192-Word
1
(for receive and / or broadcast subaddresses only)
Global Circular Buffer: The buffer size is specified by
Configuration Register #6, bits 11-9.The pointer to the global
circular buffer is stored at address 0101 (for Area A) or address
0105 (for Area B)
1
1
1
1
0
1
1
4096-Word
0
1
0
1
1024-Word
0
0
0
1
512-Word
1
1
0
0
256-Word
0
1
0
0
128-Word
1
0
0
0
For Receive or Broadcast:
Double Buffered
For Transmit: Single Message
Single Message
0
0
0
0
1
0
0
0
SUBADDRESS CONTROL WORD BITS
MM0
MEMORY MANAGEMENT SUBADDRESS
BUFFER SCHEME DESCRIPTION
MM1
DOUBLE-BUFFERED OR
GLOBAL CIRCULAR BUFFER
(bit 15)
MM2
TABLE 40. RT SUBADDRESS CONTROL WORD - MEMORY MANAGEMENT OPTIONS
2048-Word
1
0
0
1
相關(guān)PDF資料
PDF描述
BU-69200 MIL-STD-1553 Components |ACE-Core
BU05MC COMMON MODE CHOKE COILS (FOR DC AND SIGNAL LINES) SMD TYPE
BU105 Transient Voltage Suppressor Diodes
BUY11 Bipolar NPN Device
BU12006 Transient Voltage Suppressor Diodes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BU-65-9 功能描述:測(cè)試電夾 HEAVY DUTY LARGE JAW GATOR CLIP WHITE RoHS:否 制造商:Pomona Electronics 類(lèi)型:Minigrabber clip 顏色:Black
BU6650NUX 制造商:ROHM 制造商全稱(chēng):Rohm 功能描述:3ch CMOS LDO Regulators
BU6650NUX_11 制造商:ROHM 制造商全稱(chēng):Rohm 功能描述:3ch CMOS LDO Regulators
BU6650NUX-TR 功能描述:低壓差穩(wěn)壓器 - LDO LDO REG 0.2A 8PIN 2.8V 2.8V 1.8V RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓(最大值):307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類(lèi)型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
BU6651NUX 制造商:ROHM 制造商全稱(chēng):Rohm 功能描述:High-speed Load Response Full CMOS LDP Regulators