參數(shù)資料
型號(hào): BU-6586NEW
英文描述: MIL-STD-1553 Components |PCI Mini-ACE? Mark3
中文描述: 符合MIL - STD - 1553器件|迷你的PCI ACE論壇? Mark3
文件頁(yè)數(shù): 46/60頁(yè)
文件大?。?/td> 410K
代理商: BU-6586NEW
46
Data Device Corporation
www.ddc-web.com
BU-64743/64843/64863
C-03/03-300
A11
1
Lower 12 bits of 16-bit bi-directional address bus.
In both the buffered and transparent modes, the host CPU accesses Mark3 registers and internal RAM by
means of A11 - A0 (4K versions). For 64K versions, A15-A12 are also used for this purpose.
In buffered mode, A12-A0 (or A15-A0) are inputs only. In the transparent mode, A12-A0 (or A15-A0) are
inputs during CPU accesses and become outputs, driving outward (towards the CPU) when the 1553 pro-
tocol/memory management logic accesses up to 64K words of external RAM.
In transparent mode, the address bus is driven outward only when the signal DTACK is low (indicating that
the Mark3 has control of the RAM interface bus) and IOEN is high, indicating a non-host access. Most of
the time, including immediately after power turn-on, A12-A0 (or A15-A0) will be in high impedance (input)
state.
A10
2
A09
75
A08
7
A07
12
A06
27
A05
74
A04
78
A03
13
A02
19
A01
33
A00 (LSB)
18
SIGNAL NAME
DESCRIPTION
BU-64743XX
BU-64843XX
BU-64863XX
PIN
A13 /
+3.3V-LOGIC
77
For 64K RAM versions, this signal is always configured as address line A13. Refer to
the description for A11-A0 below.
For 4K RAM versions, if UPADDREN is connected to logic "1", this signal operates as
A13.
For 4K RAM versions, if UPADDREN is connected to logic "0", then this signal MUST
be connected to +3.3V-LOGIC (logic "1").
A13
A12 / RTBOOT
76
For 64K RAM versions, this signal is always configured as address line A12. Refer to
the description for A11-A0 below.
For 4K RAM versions, if UPADDREN is connected to logic "1", this signal operates as
A12.
For 4K RAM versions, if UPADDREN is connected to logic "0", then this signal func-
tions as RTBOOT. If RTBOOT is connected to logic "0", the Mark3 will initialize in RT
mode with the Busy status word bit set following power turn-on. If RTBOOT is hard-
wired to logic "1", the Mark3 will initialize in either Idle mode (for an RT-only part), or in
BC mode (for a BC/RT/MT part).
A12
TABLE 51. PROCESSOR ADDRESS BUS (CONT.)
SIGNAL NAME
DESCRIPTION
BU-64743XX
BU-64843XX
BU-64863XX
PIN
4K RAM
(BU-64743XX
BU-64843XX)
64K RAM
(BU-64863XX)
相關(guān)PDF資料
PDF描述
BU-69200 MIL-STD-1553 Components |ACE-Core
BU05MC COMMON MODE CHOKE COILS (FOR DC AND SIGNAL LINES) SMD TYPE
BU105 Transient Voltage Suppressor Diodes
BUY11 Bipolar NPN Device
BU12006 Transient Voltage Suppressor Diodes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BU-65-9 功能描述:測(cè)試電夾 HEAVY DUTY LARGE JAW GATOR CLIP WHITE RoHS:否 制造商:Pomona Electronics 類(lèi)型:Minigrabber clip 顏色:Black
BU6650NUX 制造商:ROHM 制造商全稱:Rohm 功能描述:3ch CMOS LDO Regulators
BU6650NUX_11 制造商:ROHM 制造商全稱:Rohm 功能描述:3ch CMOS LDO Regulators
BU6650NUX-TR 功能描述:低壓差穩(wěn)壓器 - LDO LDO REG 0.2A 8PIN 2.8V 2.8V 1.8V RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓(最大值):307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類(lèi)型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
BU6651NUX 制造商:ROHM 制造商全稱:Rohm 功能描述:High-speed Load Response Full CMOS LDP Regulators