- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366628 > C9530CT ST7262 - LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS, FLASH OR ROM MEMORY, LVD, WDG, 10-BIT ADC, 2 TIMERS, SCI, SPI PDF資料下載
參數(shù)資料
| 型號(hào)： | C9530CT |
| 英文描述： | ST7262 - LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS, FLASH OR ROM MEMORY, LVD, WDG, 10-BIT ADC, 2 TIMERS, SCI, SPI |
| 中文描述： | CPU系統(tǒng)時(shí)鐘發(fā)生器|的CMOS | TSSOP封裝| 48PIN |塑料 |
| 文件頁(yè)數(shù)： | 4/14頁(yè) |
| 文件大?。?/td> | 180K |
| 代理商： | C9530CT |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
PCIX I/O System Clock Generator With EMI Control Features
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07033 Rev. **
5/1/2000
Page 4 of 14
APPROVED PRODUCT
C9530
2-Wire SMBus Control Interface
The 2-wire control interface implements a write slave only interface according to SMBus specification. The device can
be read back. Sub addressing is not supported, thus all preceding bytes must be sent in order to change one of the
control bytes. The 2-wire control interface allows each clock output to be individually enabled or disabled. 100
Kbits/second (standard mode) data transfer is supported.
Through the use of the IA0, IA1, and IA2 pins the SMBus address of the device may be changed so that multiple
devices may reside on a single SMBus control signaling bus and not interfere with each other.
SMBus Address Selection Table
SMBus address of the device
IA0 BIT (Pin 20)
IA1 BIT (Pin 21)
IA2 BIT (Pin 22)
DE
DC
DA
D8
D6
D4
D0
D2
0
1
0
1
0
1
0
1
0
0
1
1
0
0
1
1
0
0
0
0
1
1
1
1
During normal data transfer, the SDATA signal only changes when the SCLK signal is low, and is stable when SCLK is
high. There are two exceptions to this. A high to low transition on SDATA while SCLK is high is used to indicate the
start of a data transfer cycle. A low to high transition on SDATA while SCLK is high indicates the end of a data transfer
cycle. Data is always sent as complete 8-bit bytes, after which an acknowledgement is generated. The first byte of a
transfer cycle is a 7-bit address with a Read/Write bit (R/W#) as the LSB. R/W# = 1 in read mode.
The device will respond to writes to 10 bytes (max) of data to its selected address by generating the acknowledge (low)
signal on the SDATA wire following reception of each byte.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C9531CT | ST7262 - LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS, FLASH OR ROM MEMORY, LVD, WDG, 10-BIT ADC, 2 TIMERS, SCI, SPI |
| C9531CY | Single bilateral switch |
| C9531 | SMD LED Lamps |
| C9706AY | ST92141 - 8/16 BIT MCU FOR 3-PHASE AC MOTOR CONTROL |
| C9726AY | ST92141 - 8/16 BIT MCU FOR 3-PHASE AC MOTOR CONTROL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C9530CY | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|CMOS|SSOP|48PIN|PLASTIC |
| C9531 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PCIX I/O System Clock Generator with EMI Control Features |
| C9531_04 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PCIX I/O System Clock Generator with EMI Control Features |
| C9531CT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|TSSOP|28PIN|PLASTIC |
| C9531CY | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|28PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。