- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366891 > CR16HCT9VJE7 Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | CR16HCT9VJE7 |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件頁(yè)數(shù)： | 82/157頁(yè) |
| 文件大?。?/td> | 1256K |
| 代理商： | CR16HCT9VJE7 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)當(dāng)前第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
www.national.com
82
19.3
The ACCESS.bus Interface uses the following registers:
— ACB Serial Data Register (ACBSDA)
— ACB Status Register (ACBST)
— ACB Status Control Register (ACBCST)
— ACB Control 1 Register (ACBCTL1)
— ACB Control 2 Register (ACBCTL2)
— ACB Own Address Register (ACBADDR)
ACB REGISTERS
19.3.1
The ACB Serial Data Register (ACBSDA) is a byte-wide,
read/write shift register used to transmit and receive data.
The most significant bit is transmitted (received) first and the
least significant bit is transmitted (received) last. Reading or
writing to the ACBSDA register is allowed when ACB-
ST.SDAST is set; or for repeated starts after setting the
START bit. An attempt to access the register in other cases
produces unpredictable results.
7
DATA
ACB Serial Data Register (ACBSDA)
19.3.2
The ACB Status Register (ACBST) is a byte-wide, read-only
register that maintains current ACB status. Upon reset, and
when the module is disabled, ACBST is cleared (00
16
).
7
6
5
4
SLVST
P
ACB Status Register (ACBST)
XMIT
Direction Bit. The XMIT bit is set when the ACB
module is currently in master/slave transmit
mode. Otherwise it is cleared.
MASTER. When set, the MASTER bit indicates
that the module is currently in master mode. It
is set when a request for bus mastership suc-
ceeds. It is cleared upon arbitration loss (BER
is set) or the recognition of a Stop Condition.
New match. The NMATCH bit is set when the
address byte following a Start Condition, or re-
peated starts, causes a match or a global-call
match. NMATCH is cleared when 1 is written to
it. Writing 0 to NMATCH is ignored. If
ACBCTL1.INTEN is set, an interrupt is sent
when this bit is set.
Stall After Start. The STASTR bit is set by the
successful completion of an address sending
(i.e., a Start Condition sent without a bus error,
or negative acknowledge) if ACBCTL1.STAS-
TRE is set. This bit is ignored in slave mode.
When STASTR is set, it stalls the ACCESS.bus
by pulling down the SCL line, and suspends
any other action on the bus (e.g., receives first
byte in master receive mode). In addition, if
ACBCTL1.INTEN is set, it also sends an inter-
rupt to the core. Writing 1 to STASTR clears it.
It is also cleared when the module is disabled.
Writing 0 to STASTR has no effect.
Negative acknowledge. This bit is set by hard-
ware when a transmission is not acknowledged
on the ninth clock. (In this case SDAST is not
set.) Writing 1 to NEGACK clears it. It is also
MASTER
NMATCH
STASTR
NEGACK
cleared when the module is disabled. Writing 0
to NEGACK is ignored.
Bus Error. BER is set by the hardware when a
Start or Stop Condition is detected during data
transfer (i.e., Start or Stop Condition during the
transfer of bits 2 through 8 and acknowledge
cycle), or when an arbitration problem is de-
tected. Writing 1 to BER clears it. It is also
cleared when the module is disabled. Writing 0
to BER is ignored.
SDA Status. When set, this bit indicates that
the SDA data register is waiting for data (trans-
mit - master or slave) or holds data that should
be read (receive - master or slave). This bit is
cleared when reading from the ACBSDA regis-
ter during a receive, or when written to during a
transmit. When ACBCTL1.START is set, read-
ing ACBSDA register does not clear SDAST.
This enables the ACB to send a repeated start
in master receive mode.
Slave Stop. If set, SLVSTP indicates that a
Stop Condition was detected after a slave
transfer (i.e., after a slave transfer in which
MATCH or GCMATCH is set). Writing 1 to
SLVSTP clears it. It is also cleared when the
module is disabled. Writing 0 to SLVSTP is ig-
nored.
BER
SDAST
SLVSTP
19.3.3
ACB Control Status Register (ACBCST) is a byte-wide, read/
write register that maintains current ACB status. Upon reset
and when the module is disabled, the non-reserved bits of
ACBCST are cleared (0).
7 6
5
4
Reserved TGSCL TSDA
GCMTC
ACB Control Status Register (ACBCST)
BUSY
BUSY. When BUSY is set, it indicates that the
ACB module is:
Generating a Start Condition
In Master mode (ACBST.MASTER is set)
In Slave mode (ACBCST.MATCH or
ACBCST.GCMTCH is set)
In the period between detecting a Start and
completing the reception of the address
byte. After this, the ACB either becomes
not busy or enters slave mode.
The BUSY bit is cleared by the completion of
any of the above states, and by disabling the
module. BUSY is a read only bit. It should al-
ways be written with 0.
Bus Busy When set, BB indicates the bus is
busy. It is set when the bus is active (i.e., a low
level on either SDA or SCL), or by a Start Con-
dition. It is cleared when the module is dis-
abled, upon detection of a Stop Condition, or
when writing 1 to this bit. See “Usage Hints” on
page 84 for a description of the use of this bit.
This bit should be set when either SDA or SCL
are low. This should be done by sampling the
SDA and SCL lines continuously and, setting
the bit if one of them is low. The bit remains set
BB
0
3
2
1
0
SDAST BER NEGACK STASTR
NMATC
H
MASTER
XMIT
3
2
1
BB
0
BUS
Y
H
MATC
H
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CR16HCT9VJE7Y | Microcontroller |
| CR16HCT9VJE8 | Microcontroller |
| CR16HCT9VJE8Y | Microcontroller |
| CR16HCT9VJE9 | Microcontroller |
| CR16HCT9VJE9Y | Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CR16HCT9VJE7Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJE8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJE8Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJE9 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCT9VJE9Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。