參數(shù)資料
型號(hào)： CS4207-DNZ
廠商： Cirrus Logic Inc
文件頁數(shù)： 18/77頁
文件大小： 0K
描述： IC CODEC AUD HDPN AMP AUTO 48QFN
標(biāo)準(zhǔn)包裝： 429
類型： 音頻編解碼器
數(shù)據(jù)接口： 串行
分辨率（位）： 24 b
ADC / DAC 數(shù)量： 2 / 3
三角積分調(diào)變： 是
動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： 105 / 110
電壓 - 電源，模擬： 2.97 V ~ 5.25 V
電壓 - 電源，數(shù)字： 2.97 V ~ 5.25 V
工作溫度： -40°C ~ 105°C
安裝類型： 表面貼裝
封裝/外殼： 48-QFN
供應(yīng)商設(shè)備封裝： 48-QFN-EP（6x6）
包裝： 托盤
其它名稱： 598-1798
DS880F4
25
CS4207
4. CODEC RESET AND INITIALIZATION
4.1
Link Reset
A Link Reset is a system controller generated assertion of the HD Audio Bus RESET# signal. A Link reset
will cause some of the HD Audio bus interface logic to be initialized. Following a Link Reset, the CS4207
will perform the Codec Initialization request sequence. Many of the codec settings will remain unchanged
tails.
When the codec has detected a Link Reset condition, all converter widgets and pin widgets will transition to
a low power operating mode, if previously in D0. The actual power states reported will remain unchanged,
i.e. if in D0 or D3 prior to Link Reset, the widget stays in D0 or D3. If enabled, presence detection will con-
tinue to sense any impedance changes and issue a power state change request to the Link prior to asserting
an Unsolicited Response.
4.2
Function Group Reset
Because the CS4207 supports the Extended Power State Support (EPSS), a single occurrence of the
Func-
tion Group Reset command will NOT cause the Audio Function unit and all associated widgets to initialize
to the power-on reset values (as described in the HD Audio Specification, Rev. 1.0). When the CS4207 re-
ceives a single Function Group Reset verb, the codec will issue a response to the verb to acknowledge re-
ceipt, and reset each input/output converter widget’s Stream Number and Lowest Channel Number to the
default (0h). No other settings are modified. See “Register Settings Across Reset Conditions” section on
page 29 for more details.
The CS4207 will respond to the newly created “Double Function Group Reset” (as defined in HDA015-B,
March 1, 2007) and will reset most of the register settings to their power on defaults. This “Double Function
Group Reset” will not affect the HD Audio bus interface logic or the unique codec physical address, which
must be reset with the link RESET# signal. Therefore, the codec will not initiate a Codec Initialization se-
quence on the link. In addition, the Configuration Default settings will not be reset with a “Double Function
Group Reset”.
This new reset condition is created by sending two Function Group resets back to back. The “Double Func-
tion Group Reset” is defined as two (2) Function Group Reset verbs received without any other intervening
verbs. The Function Group Reset verbs are not required to be received in sequential frames, but there must
not be any other verbs received in frames between the receipt of the Function Group Reset verbs. There
are no implied time outs between the time the first Function Group Reset is received and the second Func-
tion Group Reset verb.
4.3
Codec Initialization
Immediately following the completion of a Link Reset sequence, the CS4207 will initiate a codec initialization
sequence. The purpose of this initialization sequence is to acquire a unique address by which the codec
can thereafter be referenced with Commands on the SDO signal. During this sequence, the Controller pro-
vides the codec with a unique address using its attached SDI signal.
If the CS4207 codec is in a low power D3 state and enabled to support a presence detect event, it will retain
its unique address while in that low power state. If RESET# is de-asserted high, and BITCLK and SYNC are
running at the time of a presence detect event, the codec will signal an unsolicited response.
When put into the D3 low power state and enabled to support a presence detect event, with the link in the
reset state (RESET# is asserted low), the CS4207 will post the occurrence of a wake event and request a
power state change by signaling a power state change request and initialization request. It will reestablish
the connection with the controller by performing a “Codec Initialization request”.
相關(guān)PDF資料
PDF描述
CS4265-CNZ IC CODEC 24BIT 104DB 32QFN
CS4270-DZZ IC CODEC 24BIT 105DB 24TSSOP
CS4271-DZZ IC CODEC 24BIT 114DB 28-TSSOP
CS4272-DZZ IC CODEC 24BIT 114DB 28-TSSOP
CS4299-JQZR IC CODEC AC 97 W/SRC 48-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS4207-DNZR 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS42080DR8 制造商:ON Semiconductor 功能描述:
CS4210 制造商:NSC 制造商全稱:National Semiconductor 功能描述:IEEE 1394 OHCI Controller
CS4210A-CNZ 制造商:Cirrus Logic 功能描述:IC LOW POWER HD AUDIO CODEC - Bulk 制造商:Cirrus Logic 功能描述:HD CODEC
CS4210A-CNZR 功能描述:IC LOW POWER HD AUDIO CODEC RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:* 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*