- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1909 > CS4207-DNZ (Cirrus Logic Inc)IC CODEC AUD HDPN AMP AUTO 48QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | CS4207-DNZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁(yè)數(shù)： | 24/77頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CODEC AUD HDPN AMP AUTO 48QFN |
| 標(biāo)準(zhǔn)包裝： | 429 |
| 類型： | 音頻編解碼器 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 數(shù)量： | 2 / 3 |
| 三角積分調(diào)變： | 是 |
| 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 105 / 110 |
| 電壓 - 電源，模擬： | 2.97 V ~ 5.25 V |
| 電壓 - 電源，數(shù)字： | 2.97 V ~ 5.25 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-QFN |
| 供應(yīng)商設(shè)備封裝： | 48-QFN-EP（6x6） |
| 包裝： | 托盤 |
| 其它名稱： | 598-1798 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)
30
DS880F4
CS4207
Pin Sense; Presence
Detect Bit only.
(verb ID = F09/709)
Update to reflect
proper state and save
any Unsolicited
Response that has
not been sent and
send it after first verb
is received.
Update to reflect
proper state and issue
an Unsolicited
Response if enabled.
Update to reflect
proper state and issue
an Unsolicited
Response if enabled.
Update to reflect
proper state after tran-
sition back to full
operation (D0).
EAPD/BTL enable;
BTL
(verb ID = F0C/70C)
Persist across Link
Reset.
Settings are reset to
POR default value.
PS-SettingsReset set
to ‘1’b.
Persist across
“Single” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
S/PDIF Digital Con-
verter Controls 1 & 2
(verb ID = F0D/70D-
70E)
Persist across Link
Reset.
Settings are reset to
POR default value.
PS-SettingsReset set
to ‘1’b.
Persist across
“Single” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
GPI/GPO Data,
Enable Mask, Sticky
Masks, Direction
(verb ID = F15-
F1A/715-71A)
Persist across Link
Reset.
Settings are reset to
POR default value.
PS-SettingsReset set
to ‘1’b.
Persist across
“Single” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
Configuration
Default; all 32 bits
(verb ID = F1C/71C-
71F)
Persist across Link
Reset.
Persist across “Dou-
ble” FG reset.
Persist across “Sin-
gle” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
Sub-System ID
(verb ID = F20/720-
723)
Persist across Link
Reset.
Persist across “Dou-
ble” FG reset.
Persist across
“Single” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
Coefficient Index
(verb ID = D/5)
Persist across Link
Reset.
Settings are reset to
POR default value.
Persist across
“Single” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
Processing
Coefficient
(verb ID = C/4)
Persist across Link
Reset.
Settings are reset to
POR default value.
Persist across
“Single” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
Coefficient
Registers
Persist across Link
Reset.
Settings are reset to
POR default value.
PS-SettingsReset set
to ‘1’b.
Persist across
“Single” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
Digital loop from
S/PDIF Receiver pin
widget to S/PDIF
Transmitter pin wid-
get
Digital Loop persists if
enabled.
Digital Loop persists if
enabled.
Digital Loop persists if
enabled.
Digital Loop persists if
enabled.
Setting
Action with
Link Reset
Action with
“Double”Function
Group reset
Action with
“Single” Function
Group reset
Action across
D0/D3 state
transitions or link
BITCLK stopped
Table 1. Register Settings Across Reset Conditions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS4265-CNZ | IC CODEC 24BIT 104DB 32QFN |
| CS4270-DZZ | IC CODEC 24BIT 105DB 24TSSOP |
| CS4271-DZZ | IC CODEC 24BIT 114DB 28-TSSOP |
| CS4272-DZZ | IC CODEC 24BIT 114DB 28-TSSOP |
| CS4299-JQZR | IC CODEC AC 97 W/SRC 48-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4207-DNZR | 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS42080DR8 | 制造商:ON Semiconductor 功能描述: |
| CS4210 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:IEEE 1394 OHCI Controller |
| CS4210A-CNZ | 制造商:Cirrus Logic 功能描述:IC LOW POWER HD AUDIO CODEC - Bulk 制造商:Cirrus Logic 功能描述:HD CODEC |
| CS4210A-CNZR | 功能描述:IC LOW POWER HD AUDIO CODEC RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:* 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。