參數(shù)資料
型號(hào)： CS5372-BSZR
廠商： Cirrus Logic Inc
文件頁(yè)數(shù)： 5/22頁(yè)
文件大?。?/td> 0K
描述： IC MODULATOR LP/HP 2CH 24-SSOP
標(biāo)準(zhǔn)包裝： 1,000
類(lèi)型： 調(diào)制器
分辨率（位）： 24 b
采樣率（每秒）： 512k
電壓電源： 模擬和數(shù)字，雙 ±
電源電壓： ±2.5V，3.3 V ~ 5 V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 24-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 24-SSOP
包裝： 帶卷 (TR)
配用： 598-1778-ND - EVALUATION BOARD FOR CS5376
CS5371 CS5372
DS255F3
13
bit stream at 512 kbits per second when operated
from a 2.048 MHz modulator clock.
7.1.
Modulator Clock - MCLK
For proper operation, the CS5371/72 modulators
must be provided with a CMOS compatible clock
on the MCLK pin. MCLK is internally divided by
four to generate the modulator sampling clock.
MCLK must have less than 300 ps of in-band jitter
to maintain full performance specifications.
When used with the CS5376A or CS5378 digital fil-
ter, MCLK is automatically generated and is typi-
cally 2.048 MHz or 1.024 MHz.
MCLK can be
generated by other means, using a crystal oscilla-
tor for example, and can run any rate between
100 kHz and 2.2 MHz. If MCLK is disabled, the
modulators are automatically placed into a micro-
power state. They are equipped with loss of clock
detection circuitry to force power down if MCLK is
removed.
The choice of MCLK frequency affects the perfor-
mance of the CS5371/72 modulators. They exhibit
the best dynamic range (SNR) performance with
faster MCLK rates because of increased oversam-
pling of the analog input signal. The modulators
exhibit the best total harmonic distortion (THD)
performance with slower MCLK rates because
slower sampling allows more time to settle the an-
alog input signal.
7.2.
Modulator Data - MDATA
The CS5371/72 modulators output a
Σ serial bit-
stream to the MDATA pin, with a one’s density pro-
portional to the amplitude of the analog input signal
and a bit rate determined by the modulator sam-
pling clock. The modulator sampling clock is a di-
vide by four of MCLK, so for a 2.048 MHz MCLK
the modulator sampling clock and MDATA output
bit rate will be 512 kHz.
The MDATA output has a one’s density defined as
nominal 50% for no signal input, 86% for positive
full scale, and 14% for negative full scale. It has a
maximum positive over-range capability to 93%
and a maximum negative over-range capability to
7%. The one’s density of the MDATA output is de-
fined as the ratio of ‘1’ bits to total bits in the serial
bitstream output, i.e. an 86% one’s density has, on
average, a ‘1’ value in 86 of every 100 output data
bits.
When operated with the CS5376A or CS5378 dig-
ital filter, the full-scale 24-bit output codes range
from 0x5D1C41 to 0xA2EAAE with the internal
OFST disabled.
Note that for a full-scale input signal, 5 Vpp with
VREF=2.5 V, the CS5371/72 and CS5376A/78
chipset does not output a maximum 24-bit 2’s com-
plement digital code of 0x7FFFFF, but instead a
lower scaled value to allow over-range capability.
7.3.
Modulator Sync - MSYNC
To synchronize the analog sampling instant and
timing
of
the
digital
output
bitstream,
the
CS5371/72 modulators use an MSYNC signal.
When using the CS5376A or CS5378 digital filter,
MSYNC is automatically generated from a SYNC
signal input from the external system.
The MSYNC input is rising edge triggered and re-
sets the internal MCLK counter-divider so the ana-
log sampling instant occurs during a consistent
MCLK phase. It also sets the MDATA output tim-
ing so the bitstream can be properly sampled by
the digital filter input.
7.4.
Modulator Flag - MFLAG
The CS5371/72 modulators are 4th order
Σ and
are therefore conditionally stable. The modulators
may go into an oscillatory condition if the analog in-
puts are over-ranged more than 5% past either
positive or negative fullscale.
If an unstable condition is detected, the modulators
collapse to a 1st order system until loop stability is
Table 1. Output coding for the CS5371/72 and digital
filter combination
Modulator Input
Signal
Digital Filter
Output Code
OFST=0
OFST=1
> + (VREF + 5%)
Error Flag Possible
+VREF
5D1C41
5B3A71
0V
000000
FE21D8
-VREF
A2EAAE
A108DE
> - (VREF + 5%)
Error Flag Possible
相關(guān)PDF資料
PDF描述
CS5372A-ISZ IC MODULATOR LP/HP 2CH 24-SSOP
CS5373A-ISZR IC DAC/MODULATOR LP/HP 28-SSOP
CS5376A-IQZ IC FILTER DGTL MULTI-CH 64-TQFP
CS61577-IL1Z IC LINE INTERFACE T1/E1 28PLCC
CS61584A-IQ3Z IC LINE INTERFACE T1/E1 64LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS5373A 制造商:CIRRUS 制造商全稱(chēng):Cirrus Logic 功能描述:Low-power, High-performance Modulator and Test DAC
CS5373A-IS 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC Dlt-Sgm Modulator w/Intgrtd Tst DAC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5373A-ISR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC Dlt-Sgm Modulator w/Intgrtd Tst DAC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5373A-ISZ 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC Dlt-Sgm Modulatr w/Intgrtd Tst DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類(lèi)型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
CS5373A-ISZR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC Dlt-Sgm Modulator w/Intgrtd Tst DAC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類(lèi)型:Differential 信噪比:107 dB 接口類(lèi)型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*