- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1909 > CS5372-BSZR (Cirrus Logic Inc)IC MODULATOR LP/HP 2CH 24-SSOP PDF資料下載
參數(shù)資料
| 型號： | CS5372-BSZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 9/22頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MODULATOR LP/HP 2CH 24-SSOP |
| 標準包裝： | 1,000 |
| 類型： | 調(diào)制器 |
| 分辨率（位）： | 24 b |
| 采樣率（每秒）： | 512k |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 電源電壓： | ±2.5V，3.3 V ~ 5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SSOP |
| 包裝： | 帶卷 (TR) |
| 配用： | 598-1778-ND - EVALUATION BOARD FOR CS5376 |
CS5371 CS5372
DS255F3
17
INF- _ Fine Inverting Input, pin 3
Fine inverting analog input.
VREF+ _ Positive Voltage Reference Input, pin 5
Input for an external +2.5 V voltage reference relative to VREF-.
VREF- _ Negative Voltage Reference Input, pin 6
This pin should be tied to VA-.
Digital Inputs
MCLK _ Modulator Clock Input, pin 19
A CMOS compatible clock input for the modulator internal master clock, nominally 2.048 MHz
with an amplitude equal to the VD digital power supply.
MSYNC _ Modulator Sync Input, pin 20
A low to high transition resets the internal clock phasing of the modulator. This assures the
sampling instant and modulator data output are synchronous to the external system.
OFST _ Offset Mode Select, pin 14
When high, adds approximately -50 mV of offset to the analog inputs to guarantee any
Σ idle
tones are removed. When low, no offset is added.
LPWR _ Low Power Mode Select, pin 23
When set high with MCLK operating at 1.024 MHz, modulator power dissipation is reduced to
15 mW per channel.
PWDN _ Power-down Mode, pin 24
When high, the modulator is in power-down mode and consumes 1 mW. Halting MCLK while
in power down mode reduces modulator power dissipation to 10 W.
Digital Outputs
MDATA _ Modulator Data Output, pin 21
Modulator data is output as a 1-bit serial data stream at 512 kHz with an MCLK input of
2.048 MHz. Modulator data is output at 256 kHz with an MCLK input of 1.024 MHz.
MFLAG _ Modulator Flag Output, pin 22
A high level output indicates the modulator is unstable due to an over-range on the analog
inputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS5372A-ISZ | IC MODULATOR LP/HP 2CH 24-SSOP |
| CS5373A-ISZR | IC DAC/MODULATOR LP/HP 28-SSOP |
| CS5376A-IQZ | IC FILTER DGTL MULTI-CH 64-TQFP |
| CS61577-IL1Z | IC LINE INTERFACE T1/E1 28PLCC |
| CS61584A-IQ3Z | IC LINE INTERFACE T1/E1 64LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5373A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, High-performance Modulator and Test DAC |
| CS5373A-IS | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC Dlt-Sgm Modulator w/Intgrtd Tst DAC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5373A-ISR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC Dlt-Sgm Modulator w/Intgrtd Tst DAC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5373A-ISZ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC Dlt-Sgm Modulatr w/Intgrtd Tst DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| CS5373A-ISZR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC Dlt-Sgm Modulator w/Intgrtd Tst DAC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。