- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378470 > CXD2529Q (Sony Corporation) CD Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD2529Q |
| 廠商： | Sony Corporation |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | CD Digital Signal Processor |
| 中文描述： | CD數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 17/64頁(yè) |
| 文件大小： | 675K |
| 代理商： | CXD2529Q |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)
– 17 –
CXD2529Q
Command bit
VCOSEL1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Multiplier PLL VCO1 is set to normal speed, and the output is
1/1 frequency-divided.
Multiplier PLL VCO1 is set to normal speed, and the output is
1/2 frequency-divided.
Multiplier PLL VCO1 is set to normal speed, and the output is
1/4 frequency-divided.
Multiplier PLL VCO1 is set to normal speed, and the output is
1/8 frequency-divided.
Multiplier PLL VCO1 is set to high speed
1
, and the output is
1/1 frequency-divided.
Multiplier PLL VCO1 is set to high speed
1
, and the output is
1/2 frequency-divided.
Multiplier PLL VCO1 is set to high speed
1
, and the output is
1/4 frequency-divided.
Multiplier PLL VCO1 is set to high speed
1
, and the output is
1/8 frequency-divided.
KSL3
KSL2
Processing
1
Approximately twice the normal speed.
Command bit
VCOSEL2
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Wide-band PLL VCO2 is set to normal speed, and the output is
1/1 frequency-divided.
Wide-band PLL VCO2 is set to normal speed, and the output is
1/2 frequency-divided.
Wide-band PLL VCO2 is set to normal speed, and the output is
1/4 frequency-divided.
Wide-band PLL VCO2 is set to normal speed, and the output is
1/8 frequency-divided.
Wide-band PLL VCO2 is set to high speed
2
, and the output is
1/1 frequency-divided.
Wide-band PLL VCO2 is set to high speed
2
, and the output is
1/2 frequency-divided.
Wide-band PLL VCO2 is set to high speed
2
, and the output is
1/4 frequency-divided.
Wide-band PLL VCO2 is set to high speed
2
, and the output is
1/8 frequency-divided.
KSL1
KSL0
Processing
2
Approximately twice the normal speed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2540Q-2 | CD DIGITAL SIGNAL PROCESSOR |
| CXD2548 | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2548R | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2552 | 1 BIT D/A CONVERTER |
| CXD2552Q | 1 BIT D/A CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2531BR | 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:ATRAC Encoder/Decoder |
| CXD2540Q-2 | 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:CD DIGITAL SIGNAL PROCESSOR |
| CXD2545Q | 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:CD DIGITAL SIGNAL PROCESSOR WITH BUILT-IN DIGITAL SERV |
| CXD2548 | 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2548R | 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。