參數(shù)資料
型號: CXD2548
廠商: Sony Corporation
元件分類: 數(shù)字信號處理
英文描述: CD Digital Signal Processor with Built-in Digital Servo and DAC
中文描述: CD數(shù)字信號處理器,具有內(nèi)置數(shù)字伺服和DAC
文件頁數(shù): 40/113頁
文件大?。?/td> 1286K
代理商: CXD2548
– 40 –
CXD2548R
Peak Meter
SQSO
XLAT
SQCK
(Peak meter)
L0
L1
L2
L3
L4
L5
L6
L7
R0
R1
R2
R3
R4
R5
R6
R7
Setting the SOCT command of $8X to 0 and the SL1 and SL0 commands of $BX to 0 and 1, respectively,
results in peak detection mode. The SQSO output is connected to the peak register. The maximum PCM data
values (absolute value, upper 8 bits) for Lch and Rch can be read from SQSO by inputting 16 clocks to SQCK.
Peak detection is not performed during SQCK input, and the peak register does not change during readout.
This SQCK input judgment uses a retriggerable monostable multivibrator with a time constant of 270μs to
400μs. The time during which SQCK input is high should be 270 μs or less. Also, peak detection is restarted
270μs to 400μs after SQCK input.
The peak detection register is reset with each readout (16 clocks input to SQCK).
The maximum value during peak detection mode is detected and held in this status until the next readout.
When switching to peak detection mode, readout should be performed one time initially to reset the peak
detection register.
Peak detection can also be performed for previous value hold and average value interpolation data.
相關(guān)PDF資料
PDF描述
CXD2548R CD Digital Signal Processor with Built-in Digital Servo and DAC
CXD2552 1 BIT D/A CONVERTER
CXD2552Q 1 BIT D/A CONVERTER
CXD2597Q CD Digital Signal Processor with Built-in Digital Servo and DAC
CXD2720Q-2 CAP 10UF 50V 20% TANT SMD-7343-43 TR-13 GOLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CXD2548R 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC
CXD2550P 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Digital Filter for CD
CXD2551M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter
CXD2551M/P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter
CXD2551P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Filter