- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378471 > CXD2548 (Sony Corporation) CD Digital Signal Processor with Built-in Digital Servo and DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD2548 |
| 廠商： | Sony Corporation |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| 中文描述： | CD數(shù)字信號(hào)處理器，具有內(nèi)置數(shù)字伺服和DAC |
| 文件頁(yè)數(shù)： | 87/113頁(yè) |
| 文件大小： | 1286K |
| 代理商： | CXD2548 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)當(dāng)前第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)
– 87 –
CXD2548R
§4-13. COUT Signal
The COUT signal is output to count the number of tracks during traverse, etc. It is basically generated by
loading the MIRR signal at both edges of the TZC signal. However, the used TZC signal can be selected and
there are two types of output methods according to the COUT signal application.
For 1-track jumps, etc.
Fast phase COUT signal generation with a fast phase TZC signal.
For High-speed traverse
Reliable COUT signal generation with a delayed phase TZC signal.
This is because some time is required to generate the MIRR signal, and it is necessary to delay the TZC signal
in accordance with the MIRR signal delay during high-speed traverse.
The COUT signal output method is switched with D16 when D19 = D18 = 1 and D17 = 0 are set with $3.
(When D16 = 1, for delayed phase and high-speed traverse.) In addition, the TZC signal delay can be selected
from two values with D14 of $36.
§4-14. Serial Readout Circuit
The following measurement and adjustment results can be read out from the SENS pin by inputting the
readout clock to the SCLK pin by $39. (See Fig. 4-12, Table 4-6 and "Description of SENS Signals".)
Specified commands
$390C
$3908
$3904
$391F
$3953
$3963
$391C
$391D
VC AVRG measurement result
FE AVRG measurement result
TE AVRG measurement result
RF AVRG measurement result
FCS AGCNTL coefficient result
TRK AGCNTL coefficient result
TRVSC adjustment result
FBIAS register value
···
···
t
DLS
t
SPW
1/f
SCLK
MSB
LSB
XLAT
SCLK
Serial Read Out Data
(SENS)
Item
Symbol
Min.
Typ.
Max.
Unit
SCLK frequency
SCLK pulse width
Delay time
f
SCLK
t
SPW
t
DLS
500
15
1
MHz
ns
μs
Table 4-6.
During readout, the upper 8 bits of the serial data must be 39 (Hex).
Fig. 4-12.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2548R | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2552 | 1 BIT D/A CONVERTER |
| CXD2552Q | 1 BIT D/A CONVERTER |
| CXD2597Q | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2720Q-2 | CAP 10UF 50V 20% TANT SMD-7343-43 TR-13 GOLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2548R | 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2550P | 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:Digital Filter for CD |
| CXD2551M | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Digital Filter |
| CXD2551M/P | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Digital Filter |
| CXD2551P | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Digital Filter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。