- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378986 > CXD3511Q (Sony Corporation) Digital Signal Driver/Timing Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD3511Q |
| 廠商： | Sony Corporation |
| 英文描述： | Digital Signal Driver/Timing Generator |
| 中文描述： | 數(shù)字信號(hào)驅(qū)動(dòng)器/時(shí)序發(fā)生器 |
| 文件頁(yè)數(shù)： | 58/79頁(yè) |
| 文件大小： | 531K |
| 代理商： | CXD3511Q |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)當(dāng)前第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)
–
58
–
CXD3511Q
(l) VST and VCK pulse settings
(1) VST1P[11:2] and VST2P[11:2] (sub addresses: 026h to 027h)
These set the VSTL and VSTR pulse rise and fall positions within 1H in 10 bits. The position can be set in 4-dot
units using the internal HP counter "0" position as the reference. Set the "(Tvstp
–
4)/4" value.
See the FRVC1LNK, RGVLNK and RGT settings hereafter to determine which of the VST1P or VST2P
settings is reflected to VSTL or VSTR.
Tvckp
HDIN
HP counter
VST
VCK
Tvstp
0
(2) VCK1P[10:1] and VCK2P[10:1] (sub addresses: 024h to 025h)
These set the VCKL, VCKR, FRP and XFRP inversion positions within 1H in 10 bits. The inversion positions
can be set in 2-dot units using the internal HP counter "0" position as the reference. Set the "(Tvckp
–
2)/2"
value.
See the FRVC1LNK, RGVLNK and RGT settings hereafter to determine which of the VCK1P VCK2P or FRPP
settings is reflected to VCKL or VCKR.
(3) VSTFIX and VCKFIX (sub address: 002h), VSTPOL and VCKPOL (sub address: 001h)
These set the VST and VCK pulse output polarities. The VSTL and VSTR pulse polarities and the VCKL and
VCKR pulse polarities relative to the VSTL and VSTR pulses change as follows according to the combination
of linked/not linked with control signal DWN.
(4) V1OE (sub address: 02Dh)
This sets the output limit of VSTL, VCKL and ENBL pulses.
Setting value: 1 = VSTL, VCKL and ENBL pulses are output, 0 = Output is fixed to "0"
(5) V2OE (sub address: 02Dh)
This sets the output limit of VSTR, VCKR and ENBR pulses.
Setting value: 1 = VSTR, VCKR and ENBR pulses are output, 0 = Output is fixed to "0"
FIX
0
0
0
0
1
1
1
1
POL
0
0
1
1
0
0
1
1
DWN
0
1
0
1
0
1
0
1
Output polarity
Positive
Negative
Negative
Positive
Negative
Negative
Positive
Positive
: VST or VCK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD3513 | Interface and Driver IC for LCD |
| CXD3513GG | Interface and Driver IC for LCD |
| CXD3536R | Digital Signal Driver/Timing Generator |
| CXD3611R | Timing Generator for Progressive Scan CCD Image Sensor |
| CXD3615R | Timing Generator for Frame Readout CCD Image Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD3513 | 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:Interface and Driver IC for LCD |
| CXD3513GG | 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:Interface and Driver IC for LCD |
| CXD3519 | 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:Reference Voltage and Driver IC for LCD |
| CXD3519TQ | 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:Reference Voltage and Driver IC for LCD |
| CXD3521GG | 制造商:SONY 制造商全稱(chēng):Sony Corporation 功能描述:Interface and Driver IC for LCD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。