- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378986 > CXD3511Q (Sony Corporation) Digital Signal Driver/Timing Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD3511Q |
| 廠商： | Sony Corporation |
| 英文描述： | Digital Signal Driver/Timing Generator |
| 中文描述： | 數(shù)字信號(hào)驅(qū)動(dòng)器/時(shí)序發(fā)生器 |
| 文件頁(yè)數(shù)： | 60/79頁(yè) |
| 文件大小： | 531K |
| 代理商： | CXD3511Q |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)當(dāng)前第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)
–
60
–
CXD3511Q
(n) VCK and FRP transition point shared setting and V block pulse right/left inversion link setting
FRVC1LNK and RGVLNK (sub address: 003h)
These set the VCKL and VCKR transition points
Setting value: 1 = FRP and VCK transition points are shared,
0 = FRP and VCK transition points are independent
When FRVC1LNK = 1, the VCK inversion timing is forcibly synchronized with the FRP inversion timing. At this
time, which of VCKL or VCKR is linked with the FRP transition point is as follows.
When FRVC1LNK = 0, the VCKL and VCKR transition points are determined by VCK1P[10:1] or VCK2P[10:1]
according to the RGT setting. When RGVLNK = 1, the V block pulses, VSTL, VCKL and ENBL are switched
with VSTR, VCKR and ENBR, respectively, linked with right/left inversion control signal RGT. When RGVLNK =
0, the V block pulses are fixed regardless of the RGT setting. See the following page for a detailed description.
VCK1P
FRPP
VCK2P
VCKL
VCKR
FRP
A
VCKL
FRPP
FRP
VCK1P
VCK2P
VCKR
B
VCKL
FRPP
FRP
VCK2P
VCKR
D
VCKL
VCKR
VCK2P
C
FRPP
FRP
FRVC1LNK
0
0
0
0
1
1
1
1
RGVLNK
0
0
1
1
0
0
1
1
RGT
0
1
0
1
0
1
0
1
Output waveform
A
A
B
A
C
C
D
C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD3513 | Interface and Driver IC for LCD |
| CXD3513GG | Interface and Driver IC for LCD |
| CXD3536R | Digital Signal Driver/Timing Generator |
| CXD3611R | Timing Generator for Progressive Scan CCD Image Sensor |
| CXD3615R | Timing Generator for Frame Readout CCD Image Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD3513 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Interface and Driver IC for LCD |
| CXD3513GG | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Interface and Driver IC for LCD |
| CXD3519 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Reference Voltage and Driver IC for LCD |
| CXD3519TQ | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Reference Voltage and Driver IC for LCD |
| CXD3521GG | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Interface and Driver IC for LCD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。