- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378986 > CXD3511Q (Sony Corporation) Digital Signal Driver/Timing Generator PDF資料下載
參數(shù)資料
| 型號： | CXD3511Q |
| 廠商： | Sony Corporation |
| 英文描述： | Digital Signal Driver/Timing Generator |
| 中文描述： | 數(shù)字信號驅(qū)動器/時序發(fā)生器 |
| 文件頁數(shù)： | 76/79頁 |
| 文件大?。?/td> | 531K |
| 代理商： | CXD3511Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當前第76頁第77頁第78頁第79頁
–
76
–
CXD3511Q
(h) PG_HWST[11:1] (sub addresses: 001h and 004h)
PG_HWSTP[11:1] (sub addresses: 001h and 005h)
These set the horizontal window area in 11 bits. The area can be set in 2-dot units using the front edge of the
HDIN input as the reference. Set the "(set point
–
52)/2" value.
(i) PG_VST[10:0] (sub addresses: 001h and 006h)
PG_VSTP[10:0] (sub addresses: 001h and 007h)
These set the vertical effective area in 11 bits. The area can be set in 1-line units using the front edge of the
VDIN input as the reference. Set the "set point
–
3" value.
(j) PG_VWST[10:0] (sub addresses: 001h and 008h)
PG_VWSTP[10:0] (sub addresses: 001h and 009h)
These set the vertical window area in 11 bits. The area can be set in 1-line units using the front edge of the
VDIN input as the reference. Set the "set point
–
4" value.
Effective area
Window area
PG_HST
HDIN
V
PG_VST
PG_VWST
PG_VWSTP
PG_VSTP
PG_HWST
PG_HSTP
PG_HWSTP
(k) PG_STEP[9:1] (sub address: 00Ah)
(Valid for PG_PAT[2:0] = 2h, 3h, 4h, and 5h)
This sets the vertical stripe, diagonal stripe, horizontal stripe, cross hatch and dot period in 9 bits. The period
can be set in 2-dot units. Set the "(period
–
2)/2" value.
(l) PG_WIDTH[9:0] (sub address: 00Bh)
(Valid for PG_PAT[2:0] = 2h, 3h, 4h, and 5h)
This sets the vertical stripe, diagonal stripe, horizontal stripe, cross hatch and dot line width in 10 bits. The
width can be set in 1-dot units. Set the "width" value.
(m) PG_SIG1R (G, B)[9:0] and PG_SIG2R (G, B)[9:0] (sub addresses: 00Ch to 011h)
These set the output signal level inside and outside the pattern area within the effective area in 10 bits. The
level can be set with an accuracy of 1 bit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD3513 | Interface and Driver IC for LCD |
| CXD3513GG | Interface and Driver IC for LCD |
| CXD3536R | Digital Signal Driver/Timing Generator |
| CXD3611R | Timing Generator for Progressive Scan CCD Image Sensor |
| CXD3615R | Timing Generator for Frame Readout CCD Image Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD3513 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Interface and Driver IC for LCD |
| CXD3513GG | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Interface and Driver IC for LCD |
| CXD3519 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Reference Voltage and Driver IC for LCD |
| CXD3519TQ | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Reference Voltage and Driver IC for LCD |
| CXD3521GG | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Interface and Driver IC for LCD |
發(fā)布緊急采購，3分鐘左右您將得到回復。