- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8999 > CY28508OXCT (Silicon Laboratories Inc)IC CLOCK SSCG 3DIFF PAIR 28SSOP PDF資料下載
參數(shù)資料
| 型號： | CY28508OXCT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 11/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK SSCG 3DIFF PAIR 28SSOP |
| 標準包裝： | 1,000 |
| 類型： | * |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:4 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 333.3MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
CY28508
........................ Document #: 38-07534 Rev. *F Page 7 of 13
This circuitry is designed to present simultaneous M&N values
to the VCO when writing to the I2C lines. If not for this delay in
writing the N register value, the VCO would use a new N value
and an old M value and would go to an indeterminate
frequency until the next I2C byte was written.
Crystal Recommendations
The CY28508 requires a Parallel Resonance Crystal.
Substituting a series resonance crystal will cause the
CY28508 to operate at the wrong frequency and violate the
ppm specification. For most applications there is a 300-ppm
frequency shift between series and parallel crystals due to
incorrect loading.
Crystal Loading
Crystal loading plays a critical role in achieving low ppm perfor-
mance. To realize low ppm performance, the total capacitance
the crystal will see must be considered to calculate the appro-
priate capacitive loading (CL). Figure 2 shows a typical crystal
configuration using the two trim capacitors. An important clari-
fication for the following discussion is that the trim capacitors
are in series with the crystal not parallel. It’s a common
misconception that load capacitors are in parallel with the
crystal and should be approximately equal to the load capaci-
tance of the crystal.
N Register
M Register
Byte N1 W rite
FSEL
Latch
SMBus
DAF-M1
SMBus
DAF-N1
Byte M1 W rite
Latch
SMBus
DAF-M0
SMBus
DAF-N0
Byte M0 W rite
Byte N0 W rite
Figure 1. Dial-a-Frequency Register Switching and Synchronizer Circuitry
Figure 2. Crystal Capacitive Clarification
Table 5. Crystal Recommendations
Frequency
(Fund)
Cut
Loading
Load Cap
Drive
(max.)
Shunt Cap
(max.)
Motional
(max.)
Tolerance
(max.)
Stability
(max.)
Aging
(max.)
14.31818 MHz
AT
Parallel
20 pF
0.1 mW
5 pF
0.016 pF
50 ppm
5 ppm
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-JTF-MZ-F2 | CONVERTER MOD DC/DC 72V 25W |
| LTC2601CDD-1#PBF | IC DAC 16BIT R-R 10-DFN |
| VI-JT4-MZ-F4 | CONVERTER MOD DC/DC 48V 25W |
| AD5313ARUZ | IC DAC 10BIT DUAL R-R 16-TSSOP |
| VI-JT4-MZ-F3 | CONVERTER MOD DC/DC 48V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28510 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Peripheral I/O Clock Generator |
| CY28510OC | 制造商:Rochester Electronics LLC 功能描述:PERIPHERAL I/O CLOCK GENERATOR - Bulk |
| CY28510OCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Peripheral I/O Clock Generator |
| CY28512ZC-2 | 制造商:Cypress Semiconductor 功能描述: |
| CY28512ZC-2T | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。