- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8999 > CY28508OXCT (Silicon Laboratories Inc)IC CLOCK SSCG 3DIFF PAIR 28SSOP PDF資料下載
參數(shù)資料
| 型號： | CY28508OXCT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 3/13頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK SSCG 3DIFF PAIR 28SSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | * |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:4 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 333.3MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.375 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
CY28508
...................... Document #: 38-07534 Rev. *F Page 11 of 13
IDDR
Power supply additional current for all
3.3V VDDs for loaded REF only
Output is 14.31818 MHz with VCO
running 666.6 MHz
810
mA
IDD2A
Power supply current for all 2.5V VDDs
with three buffers enabled and loaded
Output is 224.7 MHz with VCO running
666.6 MHz
180
225
mA
IDD2B
Power supply current for all 2.5V VDDs
with two buffers enabled and loaded
Output is 224.7 MHz with VCO running
666.6 MHz
124
155
mA
IDD2C
Power supply current for all 2.5V VDDs
with one buffer enabled and loaded
Output is 224.7 MHz with VCO running
666.6 MHz
70
90
mA
IDD2D
Power supply current for all 2.5V VDDs
with all buffers disabled
Output is 224.7 MHz with VCO running
666.6 MHz
710
mA
AC Electrical Specifications
Parameter
Description
Condition
Min.
Typ.
Max. Unit
Crystal
TDC
Xin Duty Cycle
Measured at VDDX/2
45
55
%
TPERIOD
Xin Period
Measured at VDDX/2. The VCO frequency must
remain within its operating range.
52.4 69.841 87.3
ns
REF Output
TDC
REF Duty Cycle
Measured at 1.5V, 15-pF lumped load.
45
50
55
%
TRISE/TFALL REF Rise and Fall Times
Measured from 0.4V to 2.4V, 15-pF lumped load.
1
4
ns
TCCJ
REF Cycle to Cycle Jitter
Measured at 1.5V, 15-pF lumped load.
1000
ps
LOCK Output
TFALL
Lock Fall Time
Measured from 2.4V to 0.4V, 10-pF lumped load and
10K
pull-up.
0.5
2
ns
CPU Outputs
TDC
CPUT/C Duty Cycle
Measured at 0.62V at measuring point. See Figure 7.
45
50
55
%
TRISE/TFALL CPUT/C Rise and Fall Times
Measured from 0.3V to 0.9V. See Figure 7.
150
500
ps
TSKEW
CPUT/C to CPUT/C Clock Skew Measured at 0.62V at measuring point. See Figure 7.
100
ps
TCCJ
CPUT/C Cycle to Cycle Jitter
Measured at 0.62V at measuring point. See Figure 7.
135
ps
VDIF
Differential Voltage Swing
1.24
1.5
VOX
Crossing Point Voltage
0.4
0.62
0.9
V
FVCO
VCO Operating Frequency
Over voltage, temperature and process
333
675
MHz
TXS
Power-on Hold Off
Outputs will be as shown in Figure 6
1.2
ms
Table 6. Slew Rate Settings Output Divider = /3 (Measured over 10
s)
M
N Range
Typ. Max. Slew Rate
(kHz/
S)
Worst-Corner Max Slew
Rate (kHz/
S)
ICP
B2b7
Ns
B7b7
Variable ICP
B8b7
49
43-65
55
100
x1
2048
1
49
65-86
75
140
x1
2048 or 1024
1
49
43-86
45
70
x1
2048
0
DC Electrical Specifications (continued)
Parameter
Description
Condition
Min.
Typ.
Max.
Unit
Table 7. Slew Rate Settings Output Divider = /2 (Measured over 10
s)
M
N Range
Typ. Max. Slew Rate
(kHz/
S)
Worst-Corner Max Slew
Rate (kHz/
S)
ICP
B2b7
Ns
B7b7
Variable ICP
B8b7
49
43-65
80
150
x1
2048
1
49
65-86
120
200
x1
2048 or 1024
1
49
43-86
65
100
x1
2048
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-JTF-MZ-F2 | CONVERTER MOD DC/DC 72V 25W |
| LTC2601CDD-1#PBF | IC DAC 16BIT R-R 10-DFN |
| VI-JT4-MZ-F4 | CONVERTER MOD DC/DC 48V 25W |
| AD5313ARUZ | IC DAC 10BIT DUAL R-R 16-TSSOP |
| VI-JT4-MZ-F3 | CONVERTER MOD DC/DC 48V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28510 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Peripheral I/O Clock Generator |
| CY28510OC | 制造商:Rochester Electronics LLC 功能描述:PERIPHERAL I/O CLOCK GENERATOR - Bulk |
| CY28510OCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Peripheral I/O Clock Generator |
| CY28512ZC-2 | 制造商:Cypress Semiconductor 功能描述: |
| CY28512ZC-2T | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。