- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄170345 > CY38050V484-125BBI (CYPRESS SEMICONDUCTOR CORP) LOADABLE PLD, 10 ns, PBGA484 PDF資料下載
參數(shù)資料
| 型號： | CY38050V484-125BBI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | LOADABLE PLD, 10 ns, PBGA484 |
| 封裝： | 1 MM PITCH, FBGA-484 |
| 文件頁數(shù)： | 8/45頁 |
| 文件大?。?/td> | 720K |
| 代理商： | CY38050V484-125BBI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
Quantum38K ISR
CPLD Family
Document #: 38-03043 Rev. *G
Page 16 of 45
tIOIN
Delay from the I/O pin to the input of the channel buffer
tCKIN
Delay from the clock pin to the input of the clock driver
tIOREGPIN
Delay from the I/O pin to the input of the I/O register
JTAG Parameters
tJCKH
TCLK HIGH time
tJCKL
TCLK LOW time
tJCP
TCLK clock period
tJSU
JTAG port set-up time (TDI/TMS inputs)
tJH
JTAG port hold time (TDI/TMS inputs)
tJCO
JTAG port clock to output time (TDO)
tJXZ
JTAG port valid output to high impedance (TDO)
tJZX
JTAG port high impedance to valid output (TDO)
Switching Characteristics—Parameter Descriptions Over the Operating Range [9] (continued)
Parameter
Description
Channel Memory Timing Parameter Descriptions Over the Operating Range
Parameter
Description
Dual Port Asynchronous Mode Parameters
tCHMAA
Channel memory access time. Delay from address change to read data out
tCHMPWE
Write enable pulse width
tCHMSA
Address set-up to the beginning of write enable
tCHMHA
Address hold after the end of write enable with both signals from the same I/O block
tCHMSD
Data set-up to the end of write enable
tCHMHD
Data hold after the end of write enable
tCHMBA
Channel memory asynchronous dual port address match (busy access time)
Dual-Port Synchronous Mode Parameters
tCHMCYC1
Clock cycle time for flow through read and write operations (from macrocell register through channel
memory back to a macrocell register in the same cluster)
tCHMCYC2
Clock cycle time for pipelined read and write operations (from channel memory input register through the
memory to channel memory output register)
tCHMS
Address, data, and WE set-up time of pin inputs, relative to a global clock
tCHMH
Address, data, and WE hold time of pin inputs, relative to a global clock
tCHMDV1
Global clock to data valid on output pins for flow through data
tCHMDV2
Global clock to data valid on output pins for pipelined data
tCHMBDV
Channel memory synchronous dual-port address match (busy, clock to data valid)
tCHMMACS1
Channel memory input clock to macrocell clock in the same cluster
tCHMMACS2
Channel memory output clock to macrocell clock in the same cluster
tMACCHMS1
Macrocell clock to channel memory input clock in the same cluster
tMACCHMS2
Macrocell clock to channel memory output clock in the same cluster
Internal Parameters
tCHMCHAA
Asynchronous channel memory access time from input of channel memory to output of channel memory
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY39030Z144-222BBC | LOADABLE PLD, 7 ns, PBGA144 |
| CY39030Z144-83BBC | LOADABLE PLD, 15 ns, PBGA144 |
| CY39030Z144-83BBI | LOADABLE PLD, 15 ns, PBGA144 |
| CY39030Z208-222NC | LOADABLE PLD, 7 ns, PQFP208 |
| CY39030Z256-222BBC | LOADABLE PLD, 7 ns, PBGA256 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY38100V208-125NTI | 制造商:Cypress Semiconductor 功能描述:CPLD QUANTUM38K 144K GATES 1536 MCRCLLS IND 0.18UM 2.5V/3.3V - Bulk |
| CY3858-000 | 制造商:TE Connectivity 功能描述:2524F0524-1L/9-9-L016 - Cable Rools/Shrink Tubing |
| CY39 | 制造商:PLETRONICS 制造商全稱:Pletronics, Inc. 功能描述:Crystals |
| CY3900I | 功能描述:開發(fā)軟件 ISR Programming Kit RoHS:否 制造商:Atollic Inc. 產(chǎn)品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| CY3900I_05 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Delta39K⑩⁄Ultra37000⑩ ISR⑩ Programming Kits |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。