參數(shù)資料
型號: CY39200V388-167MGC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 8.5 ns, PBGA388
封裝: BGA-388
文件頁數(shù): 53/57頁
文件大?。?/td> 1166K
代理商: CY39200V388-167MGC
PRELIMINARY
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. **
Page 57 of 57
Document Title: DELTA39K ISR CPLD FAMILY
Document Number: 38-03039
REV.
ECN NO.
Issue
Date
Orig. of
Change
Description of Change
**
106503
05/30/01
SZV
Change from Spec #: 38-00830 to 38-03039
相關PDF資料
PDF描述
CY39200V484-167BBC LOADABLE PLD, 8.5 ns, PBGA484
CY39200V676-167MBC LOADABLE PLD, 8.5 ns, PBGA676
CY39200Z208-167NC LOADABLE PLD, 8.5 ns, PQFP208
CY39200Z388-167MGC LOADABLE PLD, 8.5 ns, PBGA388
CY39200Z484-167BBC LOADABLE PLD, 8.5 ns, PBGA484
相關代理商/技術參數(shù)
參數(shù)描述
CY39200V388-181MGC 制造商:Cypress Semiconductor 功能描述:
CY39200V388-181NC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V388-233MGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V388-233MGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V388-233NTC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities