- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295374 > CY7C1215H-100AXC (CYPRESS SEMICONDUCTOR CORP) 1-Mbit (32K x 32) Pipelined Sync SRAM PDF資料下載
參數(shù)資料
| 型號： | CY7C1215H-100AXC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | SRAM |
| 英文描述： | 1-Mbit (32K x 32) Pipelined Sync SRAM |
| 中文描述： | 32K X 32 CACHE SRAM, PQFP100 |
| 封裝： | 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP-100 |
| 文件頁數(shù)： | 15/15頁 |
| 文件大?。?/td> | 380K |
| 代理商： | CY7C1215H-100AXC |
CY7C1215H
Document #: 38-05666 Rev. *B
Page 9 of 15
Switching Characteristics Over the Operating Range [10, 11]
Parameter
Description
166 MHz
133 MHz
Unit
Min.
Max
Min.
Max
tPOWER
VDD(Typical) to the First Access
[12]
1
1ms
Clock
tCYC
Clock Cycle Time
6.0
7.5
ns
tCH
Clock HIGH
2.5
3.0
ns
tCL
Clock LOW
2.5
3.0
ns
Output Times
tCO
Data Output Valid after CLK Rise
3.5
4.0
ns
tDOH
Data Output Hold after CLK Rise
1.5
ns
tCLZ
Clock to Low-Z[13, 14, 15]
0
ns
tCHZ
Clock to High-Z[13, 14, 15]
3.5
4.0
ns
tOEV
OE LOW to Output Valid
3.5
4.5
ns
tOELZ
OE LOW to Output Low-Z[13, 14, 15]
0
ns
tOEHZ
OE HIGH to Output High-Z[13, 14, 15]
3.5
4.0
ns
Set-up Times
tAS
Address Set-up before CLK Rise
1.5
ns
tADS
ADSC, ADSP Set-up before CLK Rise
1.5
ns
tADVS
ADV Set-up before CLK Rise
1.5
ns
tWES
GW, BWE, BW[A:D] Set-up before CLK Rise
1.5
ns
tDS
Data Input Set-up before CLK Rise
1.5
ns
tCES
Chip Enable Set-Up before CLK Rise
1.5
ns
Hold Times
tAH
Address Hold after CLK Rise
0.5
ns
tADH
ADSP, ADSC Hold after CLK Rise
0.5
ns
tADVH
ADV Hold after CLK Rise
0.5
ns
tWEH
GW, BWE, BW[A:D] Hold after CLK Rise
0.5
ns
tDH
Data Input Hold after CLK Rise
0.5
ns
tCEH
Chip Enable Hold after CLK Rise
0.5
ns
Notes:
10. Timing reference level is 1.5V when VDDQ = 3.3V and is 1.25 when VDDQ = 2.5V.
11. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
12. This part has a voltage regulator internally; tPOWER is the time that the power needs to be supplied above VDD(minimum) initially before a Read or Write operation
can be initiated.
13. tCHZ, tCLZ,tOELZ, and tOEHZ are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
14. At any given voltage and temperature, tOEHZ is less than tOELZ and tCHZ is less than tCLZ to eliminate bus contention between SRAMs when sharing the same
data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed
to achieve High-Z prior to Low-Z under the same system conditions.
15. This parameter is sampled and not 100% tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1215H-100AXI | 1-Mbit (32K x 32) Pipelined Sync SRAM |
| CY7C1215H-133AXC | 1-Mbit (32K x 32) Pipelined Sync SRAM |
| CY7C1215H-133AXI | 1-Mbit (32K x 32) Pipelined Sync SRAM |
| CY7C1215H | 1-Mbit (32K x 32) Pipelined Sync SRAM |
| CY7C1217H | 1-Mbit (32K x 36) Flow-Through Sync SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1215H-166AXC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 1MBIT 32KX32 3.5NS 100TQFP - Bulk |
| CY7C1217H-133AXC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC QUAD 3.3V 1.125MBIT 32KX36 7.5NS 100TQFP - Bulk |
| CY7C1218H-133AXC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1218H-166AXC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 1.125MBIT 32KX36 3.5NS 100TQFP - Bulk |
| CY7C1219F-133AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。