- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295374 > CY7C1217H (Cypress Semiconductor Corp.) 1-Mbit (32K x 36) Flow-Through Sync SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1217H |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 1-Mbit (32K x 36) Flow-Through Sync SRAM |
| 中文描述： | 1兆位（32K的× 36）流量通過(guò)同步SRAM的 |
| 文件頁(yè)數(shù)： | 1/16頁(yè) |
| 文件大小： | 362K |
| 代理商： | CY7C1217H |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
CY7C1217H
1-Mbit (32K x 36) Flow-Through Sync SRAM
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document #: 38-05670 Rev. *B
Revised July 6, 2006
Features
32K x 36 common I/O
3.3V core power supply (VDD)
2.5V/3.3V I/O power supply (VDDQ)
Fast clock-to-output times
— 6.5 ns (for 133-MHz version)
Provide high-performance 2-1-1-1 access rate
User-selectable burst counter supporting Intel
Pentium interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self-timed write
Asynchronous output enable
Available in JEDEC-standard lead-free 100-Pin TQFP
package
“ZZ” Sleep Mode option
Functional Description[1]
The CY7C1217H is a 32K x 36 synchronous cache RAM
designed to interface with high-speed microprocessors with
minimum glue logic. Maximum access delay from clock rise is
6.5 ns (133-MHz version). A 2-bit on-chip counter captures the
first address in a burst and increments the address automati-
cally for the rest of the burst access. All synchronous inputs
are gated by registers controlled by a positive-edge-triggered
Clock Input (CLK). The synchronous inputs include all
addresses, all data inputs, address-pipelining Chip Enable
(CE1), depth-expansion Chip Enables (CE2 and CE3), Burst
Control inputs (ADSC, ADSP, and ADV), Write Enables
(BW[A:D], and BWE), and Global Write (GW). Asynchronous
inputs include the Output Enable (OE) and the ZZ pin.
The CY7C1217H allows either interleaved or linear burst
sequences, selected by the MODE input pin. A HIGH selects
an interleaved burst sequence, while a LOW selects a linear
burst sequence. Burst accesses can be initiated with the
Processor Address Strobe (ADSP) or the cache Controller
Address Strobe (ADSC) inputs. Address advancement is
controlled by the Address Advancement (ADV) input.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
The CY7C1217H operates from a +3.3V core power supply
while all outputs may operate either with a +2.5V or +3.3V
supply.
All
inputs
and
outputs
are
JEDEC-standard
JESD8-5-compatible.
Selection Guide
133 MHz
100 MHz
Unit
Maximum Access Time
6.5
8.0
ns
Maximum Operating Current
225
205
mA
Maximum Standby Current
40
mA
Note:
1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1248KV18-400BZXC | 2M X 18 DDR SRAM, 0.45 ns, PBGA165 |
| CY7C1371AV25-66AC | 512K X 36 ZBT SRAM, 10 ns, PQFP100 |
| CY7C1387DV25-225BZI | 1M X 18 CACHE SRAM, 2.8 ns, PBGA165 |
| CY7C1387DV25-225BZC | 1M X 18 CACHE SRAM, 2.8 ns, PBGA165 |
| CY7C138AV | Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1217H-133AXC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC QUAD 3.3V 1.125MBIT 32KX36 7.5NS 100TQFP - Bulk |
| CY7C1218H-133AXC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1218H-166AXC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 1.125MBIT 32KX36 3.5NS 100TQFP - Bulk |
| CY7C1219F-133AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C12235DC | 制造商:CYPRESS 功能描述:New |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。