- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295374 > CY7C1215H-133AXI (CYPRESS SEMICONDUCTOR CORP) 1-Mbit (32K x 32) Pipelined Sync SRAM PDF資料下載
參數(shù)資料
| 型號： | CY7C1215H-133AXI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | SRAM |
| 英文描述： | 1-Mbit (32K x 32) Pipelined Sync SRAM |
| 中文描述： | 32K X 32 CACHE SRAM, 4 ns, PQFP100 |
| 封裝： | 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026, TQFP-100 |
| 文件頁數(shù)： | 3/15頁 |
| 文件大?。?/td> | 380K |
| 代理商： | CY7C1215H-133AXI |
CY7C1215H
Document #: 38-05666 Rev. *B
Page 11 of 15
Write Cycle Timing[16, 17]
Note:
17. Full width Write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW[A:D] LOW.
Switching Waveforms (continued)
tCYC
tCL
CLK
ADSP
tADH
tADS
ADDRESS
tCH
OE
ADSC
CE
tAH
tAS
A1
tCEH
tCES
BWE,
BW[A :D]
Data Out (Q)
High-Z
ADV
BURST READ
BURST WRITE
D(A2)
D(A2 + 1)
D(A1)
D(A3)
D(A3 + 1)
D(A3 + 2)
D(A2 + 3)
A2
A3
Data In (D)
Extended BURST WRITE
D(A2 + 2)
Single WRITE
tADH
tADS
tADH
tADS
t
OEHZ
t
ADVH
t
ADVS
tWEH
tWES
tDH
tDS
GW
tWEH
tWES
Byte write signals are
ignored for first cycle when
ADSP initiates burst
ADSC extends burst
ADV suspends burst
DON’T CARE
UNDEFINED
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C1215H | 1-Mbit (32K x 32) Pipelined Sync SRAM |
| CY7C1217H | 1-Mbit (32K x 36) Flow-Through Sync SRAM |
| CY7C1248KV18-400BZXC | 2M X 18 DDR SRAM, 0.45 ns, PBGA165 |
| CY7C1371AV25-66AC | 512K X 36 ZBT SRAM, 10 ns, PQFP100 |
| CY7C1387DV25-225BZI | 1M X 18 CACHE SRAM, 2.8 ns, PBGA165 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1215H-166AXC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 1MBIT 32KX32 3.5NS 100TQFP - Bulk |
| CY7C1217H-133AXC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC QUAD 3.3V 1.125MBIT 32KX36 7.5NS 100TQFP - Bulk |
| CY7C1218H-133AXC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1218H-166AXC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 1.125MBIT 32KX36 3.5NS 100TQFP - Bulk |
| CY7C1219F-133AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。