- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379060 > CY7C1333 (Cypress Semiconductor Corp.) 64Kx32 Flow-Thru SRAM with NoBL Architecture(帶NoBL結(jié)構(gòu)的64Kx32流通式 SRAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1333 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 64Kx32 Flow-Thru SRAM with NoBL Architecture(帶NoBL結(jié)構(gòu)的64Kx32流通式 SRAM) |
| 中文描述： | 64Kx32流過式的SRAM架構(gòu)的總線延遲（帶總線延遲結(jié)構(gòu)的64Kx32流通式的SRAM） |
| 文件頁(yè)數(shù)： | 10/12頁(yè) |
| 文件大?。?/td> | 180K |
| 代理商： | CY7C1333 |
CY7C1333
10
Read/Write/Deselect Timing
Switching Waveforms
(continued)
ADV/LD
CLK
ADDRESS
CE
1a
Data-
In/Out
t
CYC
t
CH
t
CL
t
ALS
t
ALH
RA1
t
AH
t
AS
t
CES
t
CEH
t
CDV
Q1
Out
= DON
’
T CARE
= UNDEFINED
The combination of WE & BWS
[3:0]
define a write cycle (see Write Cycle Description table).
CE is the combination of CE
1
, CE
2
, and CE
3
. All chip enables need to be active in order to select
the device. Any chip enable can deselect the device. RAx stands for Read Address X, WAx stands for
Write Address X, Dx stands for Data-in for location X, Qx stands for Data-out for location X. CEN held
LOW. During burst writes, byte writes can be conducted by asserting the appropriate BWS
[3:0]
input signals.
Burst order determined by the state of the Mode input. CEN held LOW. OE held LOW.
B
B
t
CLZ
t
DOH
Device
originally deselected
WA2
Q1+1
Out
Q1+2
Out
Q1+3
Out
RA3
t
CLZ
t
CHZ
D2+1
In
D2+2
In
D2+3
In
D2
In
t
CDV
Q3
Out
t
DS
t
DH
B
B
B
B
B
B
B
B
B
Burst Sequences
WS
[3:0]
t
WS
t
WH
WE
t
WS
t
WH
Out
Q1+1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1334 | 64Kx32 Flow-Thru SRAM with NoBL Architecture(帶NoBL結(jié)構(gòu)的64Kx32流通式 SRAM) |
| CY7C1335 | 32K x 32 Synchronous-Pipelined Cache RAM(32K x 32 同步流水線式高速緩沖存儲(chǔ)器 RAM) |
| CY7C1336 | 64K x 32 Synchronous Flow-Through 3.3V Cache RAM(3.3V 64K x 32 同步流通式高速緩沖RAM) |
| CY7C1337 | 32K x 32 Synchronous-Pipelined Cache RAM(32K x 32 同步流水線式高速緩沖存儲(chǔ)器 RAM) |
| CY7C1338G-117AXI | 4-Mbit (128K x 32) Flow-Through Sync SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1333-50AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C133-35JC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Dual 5V 32K-Bit 2K x 16 35ns 68-Pin PLCC |
| CY7C1333-66AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY7C1333H-133AXC | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 2MBIT 64KX32 6.5NS 100TQFP - Bulk |
| CY7C1334-50AC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。