參數(shù)資料
型號(hào)： CY7C43686AV-7AC
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： FIFO
英文描述： 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO
中文描述： 16K X 36 BI-DIRECTIONAL FIFO, 6 ns, PQFP128
封裝： 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-128
文件頁(yè)數(shù)： 4/40頁(yè)
文件大?。?/td> 644K
代理商： CY7C43686AV-7AC
CY7C43646AV
CY7C43666AV
CY7C43686AV
Document #: 38-06026 Rev. *C
Page 4 of 40
Pin Definitions
Signal Name
A
0
–
35
AEA
Description
Port A Data
Port A Almost
Empty Flag
I/O
I/O
36-bit bidirectional data port for side A
.
O
Programmable Almost Empty flag synchronized to CLKA
. It is LOW when the
number of words in FIFO2 is less than or equal to the value in the Almost Empty A offset
register, X2 (see note 61).
O
Programmable Almost Empty flag synchronized to CLKB
. It is LOW when the
number of words in FIFO1 is less than or equal to the value in the Almost Empty B offset
register, X1 (see note 61).
O
Programmable Almost Full flag synchronized to CLKA
. It is LOW when the number
of empty locations in FIFO1 is less than or equal to the value in the Almost Full A offset
register, Y1 (see note 61).
O
Programmable Almost Full flag synchronized to CLKC
. It is LOW when the number
of empty locations in FIFO2 is less than or equal to the value in the Almost Full C offset
register, Y2 (see note 61).
O
18-bit output data port for port B
.
I
This is a dual-purpose pin
. During Master Reset, a HIGH on BE will select Big Endian
operation. In this case, depending on the bus size, the most significant byte or word on
Port A is transferred to Port B first for A-to-B data flow. For data flowing from port C to
Port A, the first word/byte written to Port C will come out as the most significant word/byte
on Port A. A LOW on BE will select Little Endian operation. In this case, the least
significant byte or word on Port A is transferred to Port B first for A-to-B data flow. For
data flowing from port C to Port A, the first word/byte written to Port C will come out as
the least significant word/byte on port A. After Master Reset, this pin selects the timing
mode. A HIGH on FWFT selects CY Standard mode, a LOW selects First-Word Fall-
Through Mode. Once the timing mode has been selected, the level on FWFT must be
static throughout device operation.
I
18-bit input data port for port C
.
I
CLKA is a continuous clock that synchronizes all data transfers
through Port A and
can be asynchronous or coincident to CLKB or CLKC. FFA/IRA, EFA/ORA, AFA, and
AEA are all synchronized to the LOW-to-HIGH transition of CLKA.
I
CLKB is a continuous clock that synchronizes all data transfers
through Port B and
can be asynchronous or coincident to CLKA or CLKC. EFB/ORB and AEB are all
synchronized to the LOW-to-HIGH transition of CLKB.
I
CLKC is a continuous clock that synchronizes all data transfers
through Port C
and can be asynchronous or coincident to CLKA or CLKB. FFC/IRC and AFC are all
synchronized to the LOW-to-HIGH transition of CLKC.
I
CSA must be LOW to enable a LOW-to HIGH transition of CLKA
to Read or Write
on Port A. The A
0
–
35
outputs are in the high-impedance state when CSA is HIGH.
I
CSB must be LOW to enable a LOW-to HIGH transition of CLKB
to Read from Port
B. The B
0
–
17
outputs are in the high-impedance state when CSB is HIGH.
O
This is a dual-function pin
. In the CY Standard mode, the EFA function is selected.
EFA indicates whether or not the FIFO2 memory is empty. In the FWFT mode, the ORA
function is selected. ORA indicates the presence of valid data on A
0
–
35
outputs,
available for reading. EFA/ORA is synchronized to the LOW-to-HIGH transition of CLKA.
O
This is a dual-function pin
. In the CY Standard mode, the EFB function is selected.
EFB indicates whether or not the FIFO1 memory is empty. In the FWFT mode, the ORB
function is selected. ORB indicates the presence of valid data on B
0
–
17
outputs,
available for reading. EFB/ORB is synchronized to the LOW-to-HIGH transition of CLKB.
I
ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to Read or Write
data on Port A
.
I
RENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to Read data
from Port B
.
Function
AEB
Port B Almost
Empty Flag
AFA
Port A Almost
Full Flag
AFC
Port C Almost
Full Flag
B
0
–
17
BE/FWFT
Port B Data
BigEndian/
First-Word Fall-
Through Select
C
0
–
17
CLKA
Port CData
Port A Clock
CLKB
Port B Clock
CLKC
Port C Clock
CSA
Port A Chip
Select
Port B Chip
Select
Port A Empty/
Output Ready
Flag
CSB
EFA/ORA
EFB/ORB
Port B Empty/
Output Ready
Flag
ENA
Port A Enable
RENB
Port B Read
Enable
相關(guān)PDF資料
PDF描述
CY7C43686AV-10AI 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO
CY7C43686AV-10AC 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO
CY7M194-10DC x4 SRAM Module
CY7M194-12DC x4 SRAM Module
CY7M199-20DMB x8 SRAM Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C439-40DMB 制造商:Cypress Semiconductor 功能描述:
CY7C441-14JC 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Width Uni-Dir 512 x 9 32-Pin PLCC
CY7C441-30JC 制造商:Cypress Semiconductor 功能描述:FIFO, 512 x 9, Synchronous, 32 Pin, Plastic, PLCC
CY7C441-30JI 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C4421-10JXC 功能描述:IC SYNC FIFO 64KX9 10NS 32PLCC RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:CY7C 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問(wèn)時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*