- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄17066 > DC178A (Linear Technology)BOARD SAR ADC LTC1418 PDF資料下載
參數(shù)資料
| 型號(hào)： | DC178A |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 14/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD SAR ADC LTC1418 |
| 設(shè)計(jì)資源： | DC178A Design File DC178A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 200k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 輸入范圍： | ±2.048 V |
| 已用 IC / 零件： | LTC1418 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | LTC1418IG#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418AIG#TRPBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418CG#TRPBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418ACG#TRPBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418IG#TRPBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418CN#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28-DIP LTC1418IN#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28-DIP LTC1418CG#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418ACG#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP LTC1418AIG#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP 更多... |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
21
LTC1418
APPLICATIONS INFORMATION
WU
U
THREE
STATE
BUFFER
THREE
STATE
BUFFER
23
RD
17
SCLK*
CS
25
EXTCLKIN*
16
EXT/INT*
BUSY
*PINS 16 TO 20 ARE LABELED WITH THEIR SERIAL FUNCTIONS
1418 F20
20
DOUT*
19
CLKOUT*
18
26
SHIFT
REGISTER
INTERNAL
CLOCK
16 CONVERSION CLOCK CYCLES
EOC
DATA
IN
14
DATA
OUT
CLOCK
INPUT
SAR
Figure 20. Functional Block Diagram for Serial Mode (SER/PAR = High)
asynchronous clocks. To maintain accuracy the external
conversion clock frequency must be between 30kHz and
4.5MHz.) The SAR sends an end of conversion signal,
EOC, that gates the external conversion clock so that only
16 clock cycles can go into the SAR, even if the external
clock, EXTCLKIN, contains more than 16 cycles.
When CS and RD are low, these 16 cycles of conversion
clock (whether internally or externally generated) will
appear on CLKOUT during each conversion and then
CLKOUT will remain low until the next conversion. If
desired, CLKOUT can be used as a master clock to drive
the serial port. Because CLKOUT is running during the
conversion, it is important to avoid excessive loading that
can cause large supply transients and create noise. For
the best performance, limit CLKOUT loading to 20pF.
Serial Port
The serial port in Figure 20 is made up of a 16-bit shift
register and a three-state output buffer that are con-
trolled by three inputs: SCLK, RD and CS. The serial port
has one output, DOUT, that provides the serial output
data.
The SCLK is used to clock the shift register. Data may be
clocked out with the internal conversion clock operating
as a master by connecting CLKOUT (Pin 18) to SCLK (Pin
17) or with an external data clock applied to D3 (SCLK).
The minimum number of SCLK cycles required to
transfer a data word is 14. Normally, SCLK contains 16
clock cycles for a word length of 16 bits; 14 bits with MSB
first, followed by two trailing zeros.
A logic high on RD disables SCLK and three-states DOUT.
In case of using a continuous SCLK, RD can be controlled
to limit the number of shift clocks to the desired number
(i.e., 16 cycles) and to three-state DOUT after the data
transfer.
A logic high on CS three-states the DOUT output buffer. It
also inhibits conversion when it is tied high. In power
shutdown mode (SHDN = low), a high CS selects sleep
mode while a low CS selects nap mode. For normal serial
port operation, CS can be grounded.
DOUT outputs the serial data; 14 bits, MSB first, on the
falling edge of each SCLK (see Figures 21 and 22). If 16
SCLKs are provided, the 14 data bits will be followed by
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBM22DSEN-S243 | CONN EDGECARD 44POS .156 EYELET |
| DC1186A | BOARD SAR ADC LTC2308 |
| MDP-XOMAP3630-10-1024512R | KIT MOBILE DEV ZOOM OMAP36X |
| V24C48E150BL3 | CONVERTER MOD DC/DC 48V 150W |
| EVAL-AD5764REBZ | EVAL BOARD FOR AD5764 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC1792 | 功能描述:BOARD DAC LTC2756 RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:QuikEval™, SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| DC1792A | 制造商:Linear Technology 功能描述:EVAL BOARD, LTC2756 18BIT DAC 制造商:Linear Technology 功能描述:EVAL BOARD, LTC2756 18BIT DAC; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2756; Kit Contents:Evaluation Board for LTC2756; Features:SoftSpan IOUT DAC, SPI Interface; Length:29mm |
| DC1796A-A | 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC6360; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide |
| DC1796A-B | 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC6360; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide |
| DC1796A-C | 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC6360; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。