PRELIMINARY DATA SHEET
DDP 3300 A
MICRONAS INTERMETALL
4
DDP 3300 A, Display and Deflection Processor
50/60 Hz
(68-pin PLCC or 64-pin PSDIP Package)
Note:
Revision bars indicate significant changes to the pre-
vious version, ed. 6251-421-1AI, Advance Information,
dated Feb. 9, 1996.
1. Introduction
The DDP 3300 A is a single-chip digital display and
deflection processor in 0.8
μ
m CMOS technology for
high quality back-end applications in 50/60 Hz TV sets
with 4:3 or 16:9 picture tubes. It can be combined with
members of the DIGIT 3000 IC family (VPC 3200 A,
VPC 3201 B, TPU 3040) or it can be used with third par-
ty products. One IC contains the entire video component
and deflection processing and forms the heart of a mod-
ern color TV. Its performance and complexity allow the
user to standardize his product development. Hardware
and software applications can profit from the modularity,
as well as manufacturing, system support or mainte-
nance. The main features are
– single 5 V power supply
– low cost, high performance all digital video processing
– black-level expander
– dynamic peaking
– soft limiter (gamma correction)
– color transient improvement
– programmable RGB matrix
– scan velocity modulation output
– picture frame generator
– additional analog RGB/fastblank input
– Prio interface
– various digital interfaces
– high performance H/V deflection
– separate ADC for tube measurements
1.1. System Architecture
Open architecture is the key word to the new DSP gener-
ation. Flexible standard building blocks have been de-
fined that offer continuity and transparency of the entire
system. Two main modules were defined:
– Video Processor and
– Display and Deflection Processor.
They were designed as separate ICs. Their partitioning
permits a variety of IC configurations with the aim to sat-
isfy the particular requirements of different applications.
Both, analog and digital interfaces, support state-of-the
art TV receivers as well as other environments. Fig. 1–1
shows the block diagram of the single-chip Display and
Deflection Processor.
Y features
C features
YCrCb
4:2:2
H/V deflection
DACs
RGB
Prio
RGB
switch
dig.
scan
vel.
mod.
RGB
switch
analog
RGB
out
RGB/
Fbl
in
Hflyb.
Hdrive
V & E/W
SVM
digital
RGB
matrix
color
lookup
table
I
2
C
interface
SDA, SCL
3 x DAC
(10 bit)
and
tube
control
sense
input
range
switch
1 & 2
FPDAT
front
sync
main
sync
timing generator
Fig. 1–1:
Display and Deflection Processor
measu-
rement
ADC