參數(shù)資料
型號: DM6588F
廠商: Electronic Theatre Controls, Inc.
英文描述: V.90 Intergrated Data/Fax/Voice/Speakephone Modem Device Single Chip with Memory Built in
中文描述: .90綜合數(shù)據(jù)/傳真/語音/ Speakephone調(diào)制解調(diào)器設(shè)備的單芯片,具有內(nèi)置的記憶
文件頁數(shù): 13/43頁
文件大?。?/td> 292K
代理商: DM6588F
DM562P
V.90 Integrated Data/ Fax/Voice/Speakerphone
Modem Device Single Chip with Memory Built in
Preliminary
Version: DM562P-DS-P02
February 28, 2001
13
Interrupt Enable Register (IER): Address 1
Reset State 00h, Write Only
bit7 Bit
6
5
0
0
0
bit
bit4
bit3
bit2
bit1
bit0
0
Enable
Modem
Status
Intr
Enable
Line
Status
Intr
Enable
TX
Holding
Register
Intr
Enable
RX
Data
Intr
This 8-bit register enables the four types of
interrupts as described below. Each interrupt source
can activate the INT output signal if enabled by this
register. Resetting bits 0 through 3 will disable all
UART interrupts.
Bit 0: This bit enables the Received Data Available
and timeout interrupts in the FIFO mode when
set to logic 1.
Bit 1: This bit enables the Transmitter Holding
Register Empty Interrupt when set to logic 1.
Bit 2: This bit enables the Receiver Line Status
Interrupt when set to logic 1.
Bit 3:This bit enables the MODEM Status Interrupt
when set to logic 1.
Bit 4-7: Not used
Interrupt Identification Register (IIR): Address 2
Reset State 01h, Read only
Bit7
Bit6 bit5 bit4
FIFO
Enable
bit3
D3:
INTD2
bit2
D2:
INTD1
bit1
D1:
INTD0
bit0
D0:
int
0
0
0
Pending
In order to provide minimum software overhead
during data transfers, the virtual UART prioritizes
interrupts into four levels as follows: Receiver Line
Status (priority 1), Receiver Data Available (priority
2), Character Timeout Indication (priority 2, FIFO
mode only), Transmitter Holding Register Empty
(priority 3), and Modem Status (priority 4).
The IIR register gives prioritized information
regarding the status of interrupt conditions. When
accessed, the IIR indicates the highest priority
interrupt that is pending.
Bit 0: This bit can be used in either a prioritized
interrupt or polled environment to indicate
whether an interrupt is pending. When this bit
is a logic 0, an interrupt is pending, and the IIR
contents may be used as a pointer to the
appropriate interrupt service routine. When bit
0 is a logic 1, no interrupt is pending, and
polling (if used) continues.
Bit 1-2: These two bits of the IIR are used to identify
the highest priority interrupt pending, as
indicated in the table below.
Bit 3: In character mode, this bit is 0. In FIFO mode,
this bit is set, along with bit 2, when a timeout
interrupt is pending.
Bit 4-6: Not used
Bit 7: FIFO always enabled.
相關(guān)PDF資料
PDF描述
DM5806 DM5806 DATA MODULE DIGITAL I/O BOARD
DM6806 DM5806 DATA MODULE DIGITAL I/O BOARD
DM6380L V.34 Integrated Data/ Fax/Voice/Speakerphone Modem Device Set
DM6381F V.34 Integrated Data/ Fax/Voice/Speakerphone Modem Device Set
DM6382F V.34 Integrated Data/ Fax/Voice/Speakerphone Modem Device Set
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM6-63-D 制造商:Panduit Corp 功能描述:
DM6-63-L 功能描述:端子 Metric Fem Disc non-insulated RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp
DM6-63M-L 功能描述:端子 Metric Male Disc non-insulated, 4 RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp
DM6806 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DM5806 DATA MODULE DIGITAL I/O BOARD
DM6CD330J03 制造商:n/a 功能描述:DM6X033 S7B3A