- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376777 > DM6588F (Electronic Theatre Controls, Inc.) V.90 Intergrated Data/Fax/Voice/Speakephone Modem Device Single Chip with Memory Built in PDF資料下載
參數(shù)資料
| 型號(hào)： | DM6588F |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | V.90 Intergrated Data/Fax/Voice/Speakephone Modem Device Single Chip with Memory Built in |
| 中文描述： | .90綜合數(shù)據(jù)/傳真/語音/ Speakephone調(diào)制解調(diào)器設(shè)備的單芯片，具有內(nèi)置的記憶 |
| 文件頁數(shù)： | 8/43頁 |
| 文件大?。?/td> | 292K |
| 代理商： | DM6588F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
DM562P
V.90 Integrated Data/ Fax/Voice/Speakerphone
Modem Device Single Chip with Memory Built in
8
Preliminary
Version: DM562P-DS-P02
February 28, 2001
For the accesses to the configuration address space, the device select
decoding is done externally and is signaled via this pin. This signal is
asserted high during configuration read and write access.
PCI Bus Command/Byte Enable
During the address phase, these signals define the bus command or
the type of the bus transaction that will take place.
During the data phase, these pins indicate which byte lanes contain
valid data. C/BE0# applies to bit7~0 and C/BE3# applies to bit 31~24.
PCI Cycle Frame
This signal is driven low by the master to indicate the beginning and
duration of a bus transaction. It is deasserted when the transaction is
in its final phase.
PCI Initiator Ready
This signal is driven low when the master is ready to complete the
current data phase of the transaction. A data phase is completed on
any clock both IRDY# and TRDY# are sampled asserted.
PCI Target Ready
This signal is driven low when the target is ready to complete the
current data phase of the transaction. During a read, it indicates that
the valid data is asserted. During write, it indicates that the target
prepares to accept data.
PCI Device Select
DM6585 asserts the signal low when it recognizes its target address
after FRAME# is asserted.
PCI Stop
This signal is asserted low by the target device to request the master
device to stop the current transaction.
PCI Parity Error
DM6585 will assert this signal low to indicate a parity error on any
incoming data.
PCI System Error
This signal is asserted low when an address parity is detected with
PCICS bit31 enabled. The system error asserts two clock cycles after
the address if an address parity error is detected.
PCI Parity
This signal indicates even parity across AD0~AD31 and
C/BE0#~C/BE3# including the PAR pin. It is stable and valid one clock
after the address phase.
Reset:
An active low signal used to reset the DM6588.
+3.3V Auxiliary Power Supply
Ring Signal Input for Auxiliary Power
Auxiliary Ground
8
18
28
44
C/BE3#
C/BE2#
C/BE1#
C/BE0#
I
19
FRAME#
I
21
IRDY#
I
22
TRDY#
I/O
23
DEVSEL#
I/O
24
STOP#
I/O
25
PERR#
I/O
26
SERR#
O
27
PAR
I/O
36
RST#
I
74
76
77
VCC_AUX
RIN
GND_AUX
P
I
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM5806 | DM5806 DATA MODULE DIGITAL I/O BOARD |
| DM6806 | DM5806 DATA MODULE DIGITAL I/O BOARD |
| DM6380L | V.34 Integrated Data/ Fax/Voice/Speakerphone Modem Device Set |
| DM6381F | V.34 Integrated Data/ Fax/Voice/Speakerphone Modem Device Set |
| DM6382F | V.34 Integrated Data/ Fax/Voice/Speakerphone Modem Device Set |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM6-63-D | 制造商:Panduit Corp 功能描述: |
| DM6-63-L | 功能描述:端子 Metric Fem Disc non-insulated RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp |
| DM6-63M-L | 功能描述:端子 Metric Male Disc non-insulated, 4 RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp |
| DM6806 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DM5806 DATA MODULE DIGITAL I/O BOARD |
| DM6CD330J03 | 制造商:n/a 功能描述:DM6X033 S7B3A |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。