- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376802 > DM9008F (Electronic Theatre Controls, Inc.) ISA/Plug & Play Super Ethernet Contoller PDF資料下載
參數(shù)資料
| 型號(hào)： | DM9008F |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | ISA/Plug & Play Super Ethernet Contoller |
| 中文描述： | 的ISA /插頭 |
| 文件頁數(shù)： | 5/68頁 |
| 文件大?。?/td> | 403K |
| 代理商： | DM9008F |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
DM9008
ISA/Plug & Play Super Ethernet Contoller
Final
Version :DM9008-DS-F02
June 14, 2000
5
Pin Description
Pin No.
Symbol
I/O
Description
PC ISA BUS INTERFACE PINS
96 - 99
3 - 5
7
9
11 - 13
15 - 18
20, 22
SA0 - SA3
SA4 - SA6
SA7
SA8
SA9 - SA11
SA14 - SA17
SA18, SA19
I
SYSTEM ADDRESS: These signals are connected to the address
bus of the PC I/O slot. They are used to select the DM9008 I/O ports
or the boot ROM address
26 - 33
88 - 81
SD0 - SD7
SD8 - SD15
I/O, Z
SYSTEM DATA: These signals are connected to the data bus of the
PC I/O bus slot. They are used to transfer data between the PC and
the DM9008
2
BALE
I
ADDRESS LATCH ENABLE: PC ISA bus BALE signal; used only to
define the timing of IOCHRDY in Remote DMA
This pin is not used if the value of biteA of CRB is 0, and tie to high to
prevent floating.
14
SYSCLK
I
SYSTEM CLOCK: PC ISA bus system clock
This pin is not used if the value of biteA of CRB is 0, and tie to high to
prevent floating.
19
IOR
I
I/O READ: An active low signal used to read data from the DM9008
21
IOW
I
I/O WRITE: An active low signal used to write data to the DM9008
23
SMEMR
I
MEMORY READ: An active low signal used to read boot ROM data
35
RST
I
RESET: An active high signal used to power-on reset the DM9008
24
AEN
I
ADDRESS ENABLE: This is an active low signal used to enable the
system address for the DM9008
25
IOCHRDY
O I, Z
I/O CHANNEL READY: The DM9008 sets this signal low to insert
wait states into the PC ISA bus
89
MEMW
I
MEMORY WRITE: PC ISA bus memory write signal
This pin is not used if the value of biteA of CRB is 0, and tie to high to
prevent floating.
90
MEMR
I
MEMORY READ: PC ISA bus memory read signal
This pin is not used if the value of biteA of CRB is 0, and tie to high to
prevent floating.
95
IO16
O, Z
16-BIT I/O: This signal goes low when the data transfer between the
DM9008 and the PC ISA bus is word wide
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9081 | 10BASE-T Hub Controller |
| DM9081F | 10BASE-T Hub Controller |
| DM9095 | Twisted-Pair Medium Attachment Unit |
| DM9095L | Twisted-Pair Medium Attachment Unit |
| DM9102D | SINGLE CHIP FAST ETHEMET NIC CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9009CJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual 4-input NAND Gate |
| DM9009CN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual 4-input NAND Gate |
| DM9010 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Chip Ethernet Controller with General Processor Interface |
| DM9010_06 | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps Single Chip Ethernet Controller with General Processor Interface |
| DM9010B | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100 Mbps Single Chip Ethernet Controller With General Processor Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。