- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376803 > DM9102AT (Electronic Theatre Controls, Inc.) Single Chip Fast Ethernet NIC controller PDF資料下載
參數(shù)資料
| 型號： | DM9102AT |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single Chip Fast Ethernet NIC controller |
| 中文描述： | 單芯片快速以太網(wǎng)網(wǎng)卡控制器 |
| 文件頁數(shù)： | 27/77頁 |
| 文件大?。?/td> | 459K |
| 代理商： | DM9102AT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
DM9102A
Single Chip Fast Ethernet NIC controller
Bit
Name
Default
0
SR
0,RW
Software Reset
When set, the DM9102A will make a internal reset cycle. All consequent action to
DM9102A2 should wait at least 32 PCI clock cycles to start and no necessary to
reset this bit.
Final
Version: DM9102A-DS-F03
August 28, 2000
27
Description
2. Transmit Descriptor Poll Demand (CR1)
Bit
31:0
31
30
29
28
27 26
25
24
23
22
21 20 19
18
17
16
15
14
13 12
11 10
9
8
7
6
5
4
3
2
1
0
Name
TDP
Default
FFFFFFFFh
,WO
Description
Transmit Descriptor Polling Command
Writing any value to this port will force DM9102A to poll the transmit descriptor. If
the acting descriptor is not available, transmit process will return to suspend state.
If the descriptor shows buffer available, transmit process will begin the data
transfer.
3. Receive Descriptor Poll Demand (CR2)
31
30
29
28
27 26
25
24
23
22
21 20 19
18
17
16
15
14
13 12
11 10
9
8
7
6
5
4
3
2
1
0
Bit
31:0
Name
RDP
Default
FFFFFFFFh
,WO
Description
Receive Descriptor Polling Command
Writing any value to this port will force DM9102A to poll the receive descriptor. If the
acting descriptor is not available, receive process will return to suspend state. If the
descriptor shows buffer available, receive process will begin the data transfer.
4. Receive Descriptor Base Address (CR3)
31 30
29 28 27 26 25 24 23 22 21 20 19 18
17 16 15 14 13 12
11 10
9 8 7 6 5 4 3
2
1 0
0
0
0
0
Bit
31:0
Name
RDBA
Default
00000000h
,RW
Description
Receive Descriptor Base Address
This register defines base address of receive descriptor-chain. The receive
descriptor- polling command after CR3 is set will make DM9102A to fetch the
descriptor at the Base-Address.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9108APPLICATIONENGINEERINGNOTESONE | DM9108 Application Engineering notes one |
| DM9108APPLICATIONENGINEERINGNOTESTHREE | DM9108 Application Engineering notes three |
| DM9108APPLICATIONENGINEERINGNOTESTWO | DM9108 Application Engineering notes two |
| DM9161A | 10/100 MBPS FAST ETHEMET PHYSICAL LAYER SINGLE CHIP TRANSCEIVER |
| DM9161AE | 10/100 MBPS FAST ETHEMET PHYSICAL LAYER SINGLE CHIP TRANSCEIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9102D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SINGLE CHIP FAST ETHEMET NIC CONTROLLER |
| DM9102DE | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Single Chip Fast Ethernet NIC Controller |
| DM9102DEP | 制造商:DAVICOM 功能描述:IC ENET CNTRL 10/100M PHY 1 制造商:DAVICOM 功能描述:IC ENET CNTRL 10/100M PHY 128LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 128LQFP 制造商:DAVICOM 功能描述:IC, ENET CNTRL, 10/100M PHY, 128LQFP; Data Rate:100Mbps; Ethernet Type:IEEE 802.3u; Supply Voltage Min:2.375V; Supply Voltage Max:2.625V; Digital IC Case Style:LQFP; No. of Pins:128; Interface Type:PCI; Operating Temperature Min:0C;;RoHS Compliant: Yes |
| DM9102H | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Single Chip Fast Ethernet NIC Controller |
| DM9102HEP | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:Single Chip Fast Ethernet NIC Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。