參數(shù)資料
型號(hào): DP84422BN
英文描述: DRAM Controller
中文描述: DRAM控制器
文件頁(yè)數(shù): 19/46頁(yè)
文件大?。?/td> 644K
代理商: DP84422BN
5.0 Accessing Modes
(Continued)
5.5 INNER PAGE BURST ACCESS
If the user plans to burst within page access, the
DP8440/41 must be programmed in Latch Mode. In this
case, the DRAM latches the column address on the rising
edge of ADS. When the controller detects BSTARQ assert-
ed, DTACK transitions will increment the column address in
modulo 2, 4, 8, or 16 with wrap around at the boundaries for
as long as BSTARQ is asserted. If the user asserts the input
NoWRAP, the controller increments the address sequential-
ly. After an InnerPage Burst, RAS will stay asserted until
there is a page miss detected.Figure 13 shows an opening
access followed by a page access, two burst accesses and
a new access in a different page (page miss).
TL/F/11718–9
FIGURE 13. Opening Access followed by a Page ‘‘HIT’’ Access with 2 Bursts
19
相關(guān)PDF資料
PDF描述
DP84422J DRAM Controller
DP84422N DRAM Controller
DP84432J DRAM Controller
DP84432N DRAM Controller
DP8472 Floppy Disk Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DP84422J 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DRAM Controller
DP84422J/A+ 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DRAM Controller
DP84422N 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DRAM Controller
DP84422N/A+ 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DRAM Controller
DP84422N/B+ 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DRAM Controller