- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1914 > DS2141AQN (Maxim Integrated Products)IC CONTROLLER T1 5V 44-PLCC PDF資料下載
參數(shù)資料
| 型號： | DS2141AQN |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 19/39頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CONTROLLER T1 5V 44-PLCC |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 26 |
| 控制器類型： | T1 控制器 |
| 接口： | 并行/串行 |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 電流 - 電源： | 10mA |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應商設備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
DS2141A
26 of 39
frame boundaries (RCR2.3 = 0). If the user wishes to obtain pulses at the frame boundary, then RCR2.4
must be set to 0; if the user wishes to have pulses occur at the multiframe boundary, then RCR2.4 must be
set to 1. If the user selects to apply a 2.048 MHz clock to the SYSCLK pin, then the data output at RSER
will be forced to all 1's every fourth channel and the F-bit will be deleted. Hence channels 1, 5, 9, 13, 17,
21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and 28) will be forced to a 1. Also, in 2.048 MHz
applications, the RCHBLK output will be forced high during the same channels as the RSER pin. See
Section 13 for more details. This is useful in T1 to CEPT (E1) conversion applications. If the 386-bit
elastic buffer either fills or empties, a controlled slip will occur. If the buffer empties, then a full frame of
data (193 bits) will be repeated at RSER and the SR1.4 and RIR.3 bits will be set to a 1. If the buffer fills,
then a full frame of data will be deleted and the SR1.4 and RIR.4 bits will be set to a 1.
10.2 Transmit Side
The transmit side elastic store can only be used if the receive side elastic store is enabled. The operation
of the transmit elastic store is very similar to the receive side; both have controlled slip operation and both
can operate with either a 1.544 MHz or a 2.048 MHz SYSCLK. When the transmit elastic store is
enabled, both the SYSCLK and RSYNC signals are shared by both the elastic stores. Hence, they will
have the same backplane PCM frame and data structure. Controlled slips in the transmit elastic store are
reported in by setting both RIR.3 and RIR.4.
11.0 RECEIVE MARK REGISTERS
The DS2141A has the ability to replace the incoming data, on a channel-by-channel basis, with either an
idle code (7F Hex) or the digital milliwatt code, which is an 8-byte repeating pattern that represents a 1
kHz sine wave (1E/0B/0B/1E/9E/8B/8B/9E). The RCR2.7-bit will determine which code is used. Each
bit in the RMRs represents a particular channel. If a bit is set to a 1, then the receive data in that channel
will be replaced with one of the two codes. If a bit is set to 0, no replacement occurs.
RMR1/RMR2/RMR3: RECEIVE MARK REGISTERS (2Dh to 2Fh)
(MSB)
(LSB)
CH8
CH7
CH6
CH5
CH4
CH3
CH2
CH1
RMR1 (2D)
CH16
CH15
CH14
CH13
CH12
CH11
CH10
CH9
RMR2 (2E)
CH24
CH23
CH22
CH21
CH20
CH19
CH18
CH17
RMR3 (2F)
SYMBOL
POSITION
NAME AND DESCRIPTION
CH24
CH1
RMR3.7
RMR1.0
Receive Mark Registers.
0=do not affect the receive data associated with this channel.
1=replace the receive data associated with this channel with either
the idle code or the digital milliwatt code.
12.0 LINE INTERFACE CONTROL FUNCTION
The DS2141A can control line interface units that contain serial ports. When Control Register Bytes 1 or
2 (CRB1, CRB2) are written to, the DS2141A will automatically write this data serially (LSB first) into
the line interface by creating a chip select, serial clock and serial data via the LI_CS , LI_SCLK and
LI_SDI pins respectively. This control function is driven off of the RCLK; therefore RCLK must be
present for proper operation. Registers CRB1 and CRB2 can only be written to, not read from. Writes to
these registers must be at least 20
sec apart. See Section 13 for timing information.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2143QN/T&R | IC CONTROLLER E1 5V LP 44-PLCC |
| DS21448L | IC LIU QUAD E1/T1/J1 128-LQFP |
| DS21455N+ | IC LIU QUAD T1/E1/J1 256-BGA |
| DS2148GN+ | IC LIU E1/T1/J1 3.3V/5V 49-BGA |
| DS2148T | IC LIU E1/T1/J1 5V 44-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2141AQN+ | 功能描述:網(wǎng)絡控制器與處理器 IC T1 Controller w/Elastic Store RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2143 | 功能描述:網(wǎng)絡控制器與處理器 IC E1 Controller w/Elastic Store RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2143N | 功能描述:網(wǎng)絡控制器與處理器 IC E1 Controller w/Elastic Store RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2143Q | 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2143Q/T&R | 制造商:Maxim Integrated Products 功能描述:IC CONTROLLER E1 5V LP 44-PLCC 制造商:Maxim Integrated Products 功能描述:Network Controller & Processor ICs E1 Controller w/Elastic Store |
發(fā)布緊急采購，3分鐘左右您將得到回復。