- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16261 > DS3253DK (Maxim Integrated Products)KIT DEMO FOR DS3253 PDF資料下載
參數(shù)資料
| 型號： | DS3253DK |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 21/71頁 |
| 文件大小： | 0K |
| 描述： | KIT DEMO FOR DS3253 |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 電信，線路接口單元（LIU） |
| 已用 IC / 零件： | DS3253 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
DS3251/DS3252/DS3253/DS3254
28 of 71
9.4 Waveshaping, Line Build-Out, Line Driver
The waveshaping block converts the transmit clock, positive data, and negative data signals into a single AMI
signal with the waveshape required for interfacing to DS3/E3/STS-1 lines. Table 9-A through Table 9-E and Figure
9-1 show the waveform template specifications and test parameters.
Because DS3 and STS-1 signals must meet the waveform templates at the cross-connect through any cable length
from 0 to 450ft, the waveshaping circuitry includes a selectable LBO feature. For cable lengths of 225ft or greater,
the TLBO pin (hardware mode) or the TLBO configuration bit in the TCR register (CPU bus mode) should be low.
When TLBO is low, output pulses are driven onto the coaxial cable without any preattenuation. For cable lengths
less than 225ft, TLBO should be high to enable the LBO circuitry. When TLBO is high, pulses are preattenuated by
the LBO circuitry before being driven onto the coaxial cable. The LBO circuitry provides attenuation that mimics the
attenuation of 225ft of coaxial cable.
The transmitter line driver can be disabled and the TXP and TXN outputs tri-stated by asserting the
TTS input or
the TTS configuration bit in the TCR register. Powering down the transmitter through the TPD configuration bit in
the TCR register (CPU bus mode) also tri-states the TXP and TXN outputs.
9.5 Interfacing to the Line
The transmitter interfaces to the outgoing DS3/E3/STS-1 coaxial cable (75
) through a 2:1 step-down transformer
connected to the TXP and TXN pins. Figure 2-1 shows the arrangement of the transformer and other
recommended interface components. Table 14-A specifies the required characteristics of the transformer.
9.6 Transmit Driver Monitor
The transmit driver monitor compares the amplitude of the transmit waveform to thresholds VTXMIN and VTXMAX. If
the amplitude is less than VTXMIN or greater than VTXMAX for approximately 32 MCLK cycles, then the monitor
activates the
TDM output pin (hardware mode or CPU bus mode) or sets the TDM status bit in the SR register and
optionally activates the
INT output (CPU bus mode). When the transmitter is tri-stated, the transmit driver monitor is
also disabled.
Note that the transmit driver monitor can be affected by reflections caused by shorts and opens on the line. A short
at a distance less than a few inches (~11 inches for FR4 material) can introduce inverted reflections that reduce the
outgoing pulse amplitude below the VTXMIN threshold and thereby activate the TDM pin and/or TDM status bit.
Similarly an open circuit a similar distance away can introduce noninverted reflections that increase the outgoing
amplitude above the VTXMAX threshold and thereby activate TDM and/or TDM. Shorts and opens at larger distances
away from TXP/TXN can also activate
TDM and/or TDM, but this effect is data-pattern dependent.
9.7 Transmitter Power-Down
To minimize power consumption when the transmitter is not being used, assert the TPD configuration bit in the
TCR register (CPU bus mode only). When the transmitter is powered down, the TXP and TXN pins are put in a
high-impedance state and the transmit amplifiers are powered down.
9.8 Transmitter Jitter Generation (Intrinsic)
The transmitter meets the jitter generation requirements of all applicable standards, with or without the jitter
attenuator enabled.
9.9 Transmitter Jitter Transfer
Without the jitter attenuator enabled in the transmit side, the transmitter passes jitter through unchanged. With the
jitter attenuator enabled in the transmit side, the transmitter meets the jitter transfer requirements of all applicable
telecommunication standards in Table 1-A. See Figure 10-1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS26522DK | KIT DESIGN FOR DS26522 |
| EMM08DSEF-S13 | CONN EDGECARD 16POS .156 EXTEND |
| DS26528DK | KIT DESIGN FOR DS26528 |
| ESM12DRTN-S13 | CONN EDGECARD 24POS .156 EXTEND |
| M3TFK-1636J | IDC CABLE - MSD16K/MC16G/MCF16K |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3253N | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3253N# | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3253N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Triple DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3253NA3 | 制造商:Maxim Integrated Products 功能描述:DS3253 REV A3 - Rail/Tube |
| DS3254 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。